

# Asian Power Electronics Journal

**PERC, HK PolyU**

Copyright © The Hong Kong Polytechnic University 2011 All right reserved.

No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying recording or any information storage or retrieval system, without permission in writing form the publisher.

First edition August 2011 Printed in Hong Kong by Reprographic Unit  
The Hong Kong Polytechnic University

**Published by**

Power Electronics Research Centre  
The Hong Kong Polytechnic University  
Hung Hom, Kowloon, Hong Kong

**ISSN 1995-1051**

**Disclaimer**

Any opinions, findings, conclusions or recommendations expressed in this material/event do not reflect the views of The Hong Kong Polytechnic University

## **Editorial board**

### **Honorary Editor**

Prof. Fred C. Lee Electrical and Computer Engineering, Virginia Polytechnic Institute and State University

### **Editor**

Prof. Yim-Shu Lee  
Victor Electronics Ltd.

### **Associate Editors and Advisors**

Prof. Philip T. Krien

Department of Electrical and Computer Engineering, University of Illinois

Prof. Keyue Smedley

Department of Electrical and Computer Engineering, University of California

Prof. Muhammad H. Rashid

Department of Electrical and Computer Engineering, University of West Florida

Prof. Dehong Xu

College of Electrical Engineering, Zhejiang University

Prof. Hirofumi Akagi

Department of Electrical Engineering, Tokyo Institute of Technology

Prof. Xiao-zhong Liao

Department of Automatic Control, Beijing Institute of Technology

Prof. Wu Jie

Electric Power College, South China University of Technology

Prof. Hao Chen

Dept. of Automation, China University of Mining and Technology

Prof. Danny Sutanto

Integral Energy Power Quality and Reliability Centre, University of Wollongong

Prof. Siu L. Ho

Department of Electrical Engineering, The Hong Kong Polytechnic University

Prof. Eric Cheng

Department of Electrical Engineering, The Hong Kong Polytechnic University

Dr. Norbert Cheung

Department of Electrical Engineering, The Hong Kong Polytechnic University

Dr. Kevin Chan

Department of Electrical Engineering, The Hong Kong Polytechnic University

Dr. Tze F. Chan

Department of Electrical Engineering, The Hong Kong Polytechnic University

Dr. Edward Lo

Department of Electrical Engineering, The Hong Kong Polytechnic University

Dr. David Cheng

Department of Industrial and System Engineering, The Hong Kong Polytechnic University

Dr. Martin Chow

Department of Electronic and Information Engineering, The Hong Kong Polytechnic University

Dr. Frank Leung

Department of Electronic and Information Engineering, The Hong Kong Polytechnic University

**Publishing Director:**

Prof. Eric Cheng Department of Electrical Engineering, The Hong Kong Polytechnic University

**Communications and Development Director:**

Ms. Anna Chang Department of Electrical Engineering, The Hong Kong Polytechnic University

**Editorial Committee:**

Prof. Bhim Singh

Prof. B.P.Divakar

Prof. Dehong Xu

Prof. K.Keerthivasan

Prof. Wang xiaoyuan

Prof. Xiaozhong Liao

Prof. Xie Yue

Prof. Zhe Chen

Dr. Benny Y.P.Yeung

Dr. B. Geethalakshmi

Dr. B.Vinod

Dr. C. Christofer Asir Rajan

Dr. Chi Kwan Lee

Dr. Dong Ping

Dr. Dong Lei

Dr. Durairaj

Dr. E. Chandra Sekaran

Dr. Frank H. Leung

Dr. Gao Yanxia

Dr. James Ho

Dr. Kai Ding

Dr. Lu Yan

Dr. Martin Chow

Dr. Mohan V Aware

Dr. Patrick C. K.Luk

Dr. P.Ajay-D-Vimal Raj

Dr. Prasad

Dr. R. Zaimeddine

Dr. S. Chandramohan

Dr. Sudhir Kumar Srivastava

Dr. Seyed Saeed Fazel

Dr. Shu Jie

Dr. S. P. Natarajan

Dr. S. X.Wang

Dr. Tze F. Chan

Dr. Wai Chwen Gan

Dr. W. N. Fu

Dr. Xue Xiang Dang

Dr. Y. B. Che

Dr. Yang Jinming

Dr. Zeng Jun.

Dr. Z. Y. Dong

**Production Coordinator:**

Mr. Dickson Chau & Mr. Ng Tsz Wang Power Electronics Research Centre, The Hong Kong Polytechnic University

**Secretary:**

Ms. Canary Tong Department of Electrical Engineering, The Hong Kong Polytechnic University

## Table of Content

<b>Five-level NPC-VSI Capacitor Voltage Balancing Using a Novel Clamping Bridge</b>	<b>1</b>
R. Chibani E.M. Berkouk and M.S. Boucherit	
<b>Implementation of Three phase Shunt Hybrid Filter Using ICOS<math>\phi</math>Algorithm</b>	<b>7</b>
Sindhu.S Sindhu M.R Manjula G.Nair and Ginnes.K.John	
<b>PI with Fuzzy Logic Controller based Active Power Line Conditioners</b>	<b>13</b>
Karuppanan P. and Kamala Kanta Mahapatra	
<b>Dynamic Performance Analysis of Self-commutating PWM CSI-fed Induction Motor Drive under MATLAB Environment</b>	<b>19</b>
S.M. Tripathi and A.K. Pandey	
<b>Voltage Sag Restorer with Diode-Clamped Multilevel Bridge</b>	<b>25</b>
K. Ding, K. W. E. Cheng, S. L. Ho, K. P. Wong & S. X. Wang	
<b>Author Index</b>	<b>32</b>

# Five-level NPC-VSI Capacitor Voltage Balancing Using a Novel Clamping Bridge

R. CHIBANI<sup>1</sup>

E.M. BERKOUK<sup>2</sup>

M.S. BOUCHERIT<sup>3</sup>

**Abstract-** A serious constraint in multilevel inverters is the capacitor voltage-balancing problem. The unbalance of the different DC voltage sources of the five-level Neutral Point Clamping Voltage Source Inverter (NPC-VSI) constituted the major limitation for the use of this power converter. To remedy to this problem, a new control solution to compensate the unbalanced DC voltages for the five-level NPC VSI is presented. It provides a fast and flexible control of the inverter capacitor voltages, leads to a simpler implementation, and present high equalization efficiency. Simulation results show the effectiveness of our methods.

**Keywords-** Clamping bridge, five-level , NPC VSI, Lyapunov function, Sliding mode control.

## I. INTRODUCTION

In 1980, early interest in multilevel power conversion technology was triggered by the work of Nabae, who introduced the neutral-point-clamped (NPC) inverter topology [1]. It was immediately realized that this new converter had many advantages over the more conventional two-level inverter. Subsequently, the concept of the three-level converter was extended further and some new multilevel topologies were proposed.

An alternative to the diode-clamped converter, the flying capacitor topology does not have issues with clamping diodes. First proposed in 1992 [2], this approach has the advantage of a larger number of redundant switching states, which allows more freedom in balancing the clamping capacitors' voltages. The main disadvantage is the potential for parasitic resonance between the decoupling capacitors; this is made even worse by the high number of capacitors, which complicates packaging for small inductance. In addition, there are issues with voltage redistribution in the case of voltage surges. Nevertheless, the flying capacitor topology seems very promising.

The multilevel configuration with cascaded H-bridge inverters presents another alternative in the design of multilevel converters [3]. A primary advantage of this topology is that it provides the flexibility to increase the number of levels without introducing complexity into the power stage. Also, this topology requires the same number of primary switches as the diode-clamped topology, but does not require the clamping diode.

However, this configuration uses multiple dedicated DC-busses and often a complicated and expensive line transformer, which makes this a rather expensive solution. In addition, bi directional operation is somewhat difficult (although not impossible) to achieve.

Perhaps the most important improvement in cascaded converter topologies is the hybrid multilevel topology [4]. The main strength of this approach is its combination of the high voltage capacity of the relatively slow GTO devices with the high switching frequency of the lower voltage capacity IGBT devices. At the same time, the different voltage levels of the IGBT and GTO bridges create an additional voltage level without any additional complexity.

One important problem associated with the NPC inverter is its Neutral Point (NP) variation [1]. The DC link NP potential can significantly fluctuate or continuously drift to unacceptable levels due to non uniform switching device or DC link capacitor characteristics or fluctuation because of the irregular and unpredictable charging and discharging in each capacitor [5-7].

Some solutions have been proposed, which are based on redundant switching configurations [1] [8-15] or on the addition of zero-sequence voltage components to the output voltage [9].

Unfortunately, these methods modify the output voltage waveform. As the number of inverter-levels increases, the problem of capacitor balancing becomes more complex and the solution very drastic.

The unbalance DC voltage problem can also be solved by separate DC sources [6] or by adding electronic circuitry. In [16-18], clamping bridges based on transistors and resistors are proposed as a solution to this problem.

This paper deals introduces a new clamping bridge for the DC capacitor voltage equalisation has been proposed to DC-link capacitors voltages fluctuations in an NPC VSI that permits to achieve a correct capacitors voltages sharing, when conventional balancing methods compensate fail. The organization of this paper is as follows. Section 2 develops the mathematical modelling of the DC-AC converter five-level NPC-VSI and its Pulse Width Modulation control strategy (PWM) using four bipolar carriers. The control of the two-level PWM current rectifier by Lyapunov function using feedback loops to regulate the average value of DC voltages and the network currents are discussed in section 3. Therefore, a clamping bridge control is introduced to improve the performance of voltage balance strategy in section 4. Finally, in the section 5, simulations will be implemented to present a study of the phenomenon, to demonstrate the proposed method and to report the effectiveness of this solution.

## II. FIVE-LEVEL CASCADE

We firstly propose a knowledge model of the three-phase five-level NPC-VSI inverter and develop a PWM strategy to control it (four bipolar carriers). The global scheme of the cascade is given on the Fig 1.

---

The paper first received 30 Aug 2009 and in revised form 24 Jul 2011  
Digital Ref: A190711241

<sup>1,2,3</sup> Process Control Laboratory of the National Polytechnic School of Algiers, 10, Rue Hassen BADI. ELHarrach BP182 Algiers ALGERIA

<sup>1</sup> (corresponding author e-mail: redha29@yahoo.fr).

<sup>2</sup> e-mail: emberkouk@yahoo.fr

<sup>3</sup> e-mail: ms\_Boucherit@yahoo.fr




Fig.1: Structure of the cascade proposed

### A. Five-level NPC-VSI modelling

The general structure of the three-phase five-level NPC voltage source inverter is shown on the figure 2. It is composed by 24 pairs transistor-diode. Every leg of this inverter includes eight pairs, four on the upper half leg and four on the lower one.

The optimal control law is given below:

$$\begin{cases} B_{k1} = \overline{B_{k5}} \\ B_{k2} = \overline{B_{k4}} \\ B_{k3} = \overline{B_{k6}} \\ B_{k7} = \overline{B_{k1} \cdot B_{k2} \cdot B_{k3}} \\ B_{k8} = \overline{B_{k4} \cdot B_{k5} \cdot B_{k6}} \end{cases} \quad (1)$$

$B_{ks}$  is the control signal of  $TD_{ks}$ .  $TD_{ks}$  represent every pair transistor-diode by one bi-directional switch.

The voltage of the three-phase A, B, C relatively to the middle point M and using the half leg connection functions  $F_{kM}^b$  are given by  $V_{XM}$  with  $x = \text{point A, B or C}$  and  $k=1,2,3$ .

$$V_{XM} = [F_{k1}^b \cdot (U_{c1} + U_{c2}) + F_{k7} \cdot (U_{c1})] - [F_{k0}^b \cdot (U_{c3} + U_{c4}) + F_{k8} \cdot (U_{c3})] \quad (2)$$

The input currents of the three-phase five-level inverter using the load currents are given by the following relations:

$$\begin{cases} i_{d1} = F_{11}^b \cdot i_1 + F_{21}^b \cdot i_2 + F_{31}^b \cdot i_3 \\ i_{d2} = F_{11}^{b'} \cdot i_1 + F_{21}^{b'} \cdot i_2 + F_{31}^{b'} \cdot i_3 \\ i_{d3} = F_{10}^{b'} \cdot i_1 + F_{20}^{b'} \cdot i_2 + F_{30}^{b'} \cdot i_3 \\ i_{d4} = F_{10}^b \cdot i_1 + F_{20}^b \cdot i_2 + F_{30}^b \cdot i_3 \\ i_{d0} = i_1 + i_2 + i_3 - i_{d1} - i_{d2} - i_{d3} - i_{d4} \end{cases} \quad (3)$$

### B. Control strategy of the inverter

For a five-level inverter, four carrier waves and three modulation signals are used. the modulation waves are compared with the triangular carrier waves and at the intersection points the switching decisions are made for the associated switches.

Pulse Width Modulation (PWM) of multilevel converters is typically an extension of two-level methods. The most common types of multilevel voltage-source PWM are sine-triangle modulation and space-vector modulation (SVM). Multilevel sine-triangle modulation relies on defining a number of triangle waveforms and switching rules for the intersection of these waveforms with a commanded voltage waveform [13–14]. This method is fairly straightforward and insightful for description of multilevel systems.

This strategy uses four bipolar carriers ( $U_{p1}, U_{p2}, U_{p3}, U_{p4}$ ). It is characterised by two parameters  $\mathbf{m}$  the index modulation and  $\mathbf{r}$  the modulation rate. The algorithm of this strategy can be summarised as follows:

#### Step 1: Determination of the intermediate voltages

$$\begin{aligned} \text{If } V_{refk} > U_{p1} & \text{ then } V_{XM1} = +U_c \\ \text{If } V_{refk} < U_{p1} & \text{ then } V_{XM1} = 0 \\ \text{If } V_{refk} > U_{p2} & \text{ then } V_{XM2} = +2U_c \\ \text{If } V_{refk} < U_{p2} & \text{ then } V_{XM2} = +U_c \\ \text{If } V_{refk} > U_{p3} & \text{ then } V_{XM3} = 0 \\ \text{If } V_{refk} < U_{p3} & \text{ then } V_{XM3} = -U_c \\ \text{If } V_{refk} > U_{p4} & \text{ then } V_{XM4} = -U_c \\ \text{If } V_{refk} < U_{p4} & \text{ then } V_{XM4} = -2U_c \end{aligned} \quad (4)$$

#### Step 2: Determination of the output voltage (X=A, B,C)

$$V_{XM} = V_{XM1} + V_{XM2} + V_{XM3} + V_{XM4} \quad (5)$$

### III. TWO-LEVEL PWM CURRENT RECTIFIER

The control of the two-level PWM current rectifier by Lyapunov Function using feedback loops to regulate the output DC voltage and the network currents are given. The general structure of the two-level PWM current rectifier is given on the Fig 3.




Fig.2: General structure of the three-phase five-level NPC VSI.




Fig.3: Structure of the two-level PWM current rectifier

### A. Voltage feedback control

For each phase  $k$  ( $k=1, 2$  or  $3$ ) of the three-phase network feeding, the rectifier considered can be represented by a R,L circuit.  $V_{resk}$  is the voltage of one phase  $k$  of the three-phase network and  $V_k$  is the voltage of the leg  $k$  of the rectifier [17].

The voltage loop imposes the effective value of the reference current of the network corresponding to the power exchanged between the network and the continue load (Fig 4).




Fig.4: Control algorithm of the average output DC voltage of the two-level PWM current rectifier.

To guarantee the global asymptotic stability in the voltage loop, we obtain  $I_e$  as the output value of the voltage regulator:

$$I_e = \frac{4U_c}{3V_e} \cdot [I_{ch} - K_U \cdot C \cdot (U_c - U_{Cref})] \quad (6)$$

#### B. Current feedback control

We control the network current of the phase 1 and 2 by a sliding mode regulator. The algorithm of this current loop is given on the Fig 5. In this scheme, the transfer function  $H(s)$  is expressed as follows:




Fig.5: Control algorithm of the network current  $i_{resk}$  of the three-level PWM rectifier.

To guarantee the global asymptotic stability in the current loop, we obtain  $N_{gk}$  as the output of the current regulator:

$$N_{gk} = \frac{1}{4U_c} \left[ V_{resk} - RI_{resk} - I_e \alpha L \sqrt{2} \cos(\alpha - (k-1)\frac{2\pi}{3}) + K_I L (i_{resk} - i_{refk}) \right] \quad (8)$$

#### IV. CLAMPING BRIDGE

In this section, a clamping bridge control is introduced to balance the four DC input voltages, avoid NP potential drift and improve the performances of the speed control of the permanent magnet synchronous machine.

Several publications have discussed ways to solve this balancing problem in three-level NPC-VSI [8-17]. The multitude of proposals (selection of appropriate voltage vectors) implemented to ensure DC voltage balancing can be broadly divided into two categories. In the first category based on space vector realization, redundant switching states of the converter are used while in the

second category using carrier-based pulse width modulation (PWM) scheme, a zero sequence voltage signal is added to the modulation signals. In some schemes using zero sequence voltage to balance DC capacitor voltages, knowledge of load power factor (or direction of instantaneous power flow) is required which is difficult to implement under transient conditions, and in others, measurements of both capacitor voltages and load currents (magnitudes or polarities) are required. Unfortunately, these methods modify the output voltage waveform. Also, as the number of inverter-levels increases, the problem of capacitor balancing becomes more complex and the solution very drastic.

By using a separate supply for each DC-link level, the balancing issues are solved [6]. However, this solution is expensive especially for more than three-level. Another solution consists of adding electronic circuitry. In [16-18], clamping bridges based on transistors and resistors (dissipative method) are proposed as a solution to this problem. Advantages are low cost and low complexity. Disadvantages are high energy losses, high current switches and costly design thermal management requirements for large values. This method is best suited for systems that are charged often with small currents.

In order to remedy to the unbalance problem, we suggest a solution which consists in establish a bridge balancing between the rectifier and the intermediate filter (Fig 6). The aim of this use is to limit and stabilise variations of the input DC voltages of the inverter.




Fig. 6: Structure of the clamping bridge

The capacitor voltage equalization clamping bridge scheme has many advantages such as higher equalization efficiency and a modular design approach.

As shown in Figure 6, switches  $T_1$ ,  $T_2$ ,  $T_3$  and  $T_4$  are MOSFET; diodes  $D_1$ ,  $D_2$ ,  $D_3$  and  $D_4$  are continued flow diodes;  $L_1$  and  $L_2$  is the energy storage inductors;  $C_1$ ,  $C_2$ ,  $C_3$  and  $C_4$  are four adjacent series cells, respectively.

The basic operational principle is as follows:

- \* When  $U_{c1} > U_{c2}$ , a drive signal is given to the switches, and switch  $T_2$  is turned off and  $T_1$  is turned on. While  $T_1$  is on, capacitor  $C_1$ , switch  $T_1$  and inductor  $L_1$  forms a loop circuit, whose current is  $I_{c1}$ . The part of energy of capacitor  $C_1$  transfers to inductor  $L_1$ . While  $T_1$  is off, capacitor  $C_2$ , inductor  $L_1$  and the diode  $D_2$  forms a loop circuit, whose current is  $I_{c2}$ .

The energy of inductor  $L_1$  transfers to capacitor  $C_2$ .

- \* When  $U_{c1} < U_{c2}$ , switch  $T_1$  is turned off and  $T_2$  is turned on. The energy transfers from  $C_2$  to  $C_1$  until the voltages of the two capacitors are the same.

\* When  $U_{c3} > U_{c4}$ , a drive signal is given to the switches, and switch  $T_4$  is turned off and  $T_3$  is turned on. While  $T_3$  is on, capacitor  $C_3$ , switch  $T_3$  and inductor  $L_2$  forms a loop circuit, whose current is  $I_{c3}$ . The part of energy of capacitor  $C_3$  transfers to inductor  $L_2$ . While  $T_3$  is off, capacitor  $C_4$ , inductor  $L_2$  and the diode  $D_3$  forms a loop circuit, whose current is  $I_{c2}$ . The energy of inductor  $L_2$  transfers to capacitor  $C_3$ .

\* When  $U_{c3} < U_{c4}$ , switch  $T_3$  is turned off and  $T_4$  is turned on. The energy transfers from  $C_3$  to  $C_4$  until the volages of the two capacitors are same.

Capacitor voltage equalization control should be implemented to restrict the charge-discharge current to the allowable cell limitations in the capacitor string. The balancing algorithm search to efficiently remove energy from a strong capacitor and transfer that energy into a weak one until the capacitor voltage is equalized across all capacitors.

The capacitor voltage equalization clamping bridge scheme has many advantages such as higher equalization efficiency and a modular design approach.

The balancing algorithms search to efficiently remove energy from a strong capacitor and transfer that energy into a weak one until the capacitor voltage is equalized across all capacitors.

#### A. Switch control strategy of the clamping bridge

Step 1: Deduction of the sign of the differences.

We use the following equations:

$$C_1 \cdot \frac{d(U_{c1} - U_{c2})}{dt} = (i_{L1} - i_{c2} + i_{d2} + i_{c1}) \quad (9)$$

$$C_3 \cdot \frac{d(U_{c3} - U_{c4})}{dt} = (i_{L2} - i_{c3} + i_{c4} + i_{d3}) \quad (10)$$

Step 2: Deduction of the command of the transistors

$$\begin{cases} U_{c2} > U_{c1} \Rightarrow T_2 = 1; T_1 = 0 \\ U_{c1} > U_{c2} \Rightarrow T_2 = 0; T_1 = 1 \\ U_{c3} > U_{c4} \Rightarrow T_3 = 1; T_4 = 0 \\ U_{c4} > U_{c3} \Rightarrow T_3 = 0; T_4 = 1 \end{cases} \quad (11)$$

### V. SIMULATION RESULTS

In order to validate the solution proposed previously, we present simulation results for the two-level PWM current rectifier – five-level NPC-VSI – PMSM cascade. In the first case, the clamping bridge will not be used in order to show the instability problem of the four input DC voltages. In the second one, the solution proposed is introduced to improve the performances of DC voltages and PMSM.




Fig.7. Reference voltages and bipolar carriers




Fig.8. Output voltage  $V_A$  for  $m=6$ ,  $r=0.8$  and  $f=50\text{Hz}$




Fig.9. Harmonic spectrum of the voltage  $V_A$  ( $m=9$ ,  $r=0.8$ ).




Fig.10. Harmonic spectrum of the voltage  $V_A$  for  $m=12$  and  $r=0.8$




Fig.11. Harmonic spectrum of the voltage  $V_A$  for  $m=15$  and  $r=0.8$




Fig.12. Characteristics of the voltage  $V_A$  for  $m=6$




Fig.13: Voltage  $U_c$  and its reference and the network voltage  $V_{res1}$ , the network current  $i_{res1}$  and its reference  $i_{ref1}$




Fig.14: Voltage  $U_{c1}$  and  $U_{c3}$




Fig.15: Voltage  $U_{c2}$  and  $U_{c4}$




Fig.16: Speed and its reference




Fig.17: Electromagnetic torque




Fig.18: d axis current ( $i_d$ )




Fig.19: q axis current ( $i_q$ )




Fig.20: Voltages  $U_{c1}$  and  $U_{c2}$




Fig.21: Voltages  $U_{c3}$  and  $U_{c4}$




Fig.22: Speed and its reference




Fig.23: Electromagnetic torque




Fig.24: d axis current ( $i_d$ )




Fig.25: q axis current ( $i_q$ )

## VI. RESULTS AND DISCUSSIONS

The figure 7 shows the reference voltages and the four bipolar carriers used for this strategy. The figures 8 to 11 give the output voltage  $V_A$  and its harmonic spectrum for a modulation index  $m=6$  (Fig.8),  $m=9$  (Fig.9),  $m=12$  (Fig.10) and  $m=15$  (Fig.11) and a modulation rate  $r=0.8$ . The frequency is 50 Hz. We notice that in the four cases, the harmonics gather by families centred around frequencies multiple of 4.m.f. Because of the symmetry to the quarter of the period presented by the voltage  $V_A$ , we obtain only odd harmonics. The most important harmonics gather around the first family.

The modulation rate  $r$  lets linear adjusting of fundamental magnitude from  $r=0$  to  $r=1$  and the harmonics rate decreases when  $r$  increases (Fig.12).

For evaluating the performances of the Clamping bridge proposed, two simulations are presented. The first one propose to study a one two-level PWM current rectifier – Five-level NPC VSI – Permanent Magnet Synchronous Machine. This study shows particularly the problem of the instability of the input DC voltages of the five-level NPC VSI and its consequence on the performances of the PMSM speed control for  $U_{DC}=800V$ ,  $m=72$ ,  $r=0.8$

In order to test the Lyapunov function control of the average value of the output voltage of the two-level PWM rectifier, a voltage reference of 200V is applied and at  $t=1s$  we increase this reference from 200 to 250V. The figure 13 shows the voltage  $U_c$  and its reference obtained. This voltage follows perfectly its reference (200V). The network current  $i_{res1}$  of the rectifier is in phase with the network voltage  $V_{res1}$ . The parameters of the net are:  $R=0.25\Omega$  ;  $L=10mH$ .

On the figure 14 and 15, we show perfectly the problem of the unbalance of the four DC voltages of the intermediate capacitors bridge. The voltages  $U_{c2}$  and  $U_{c4}$  are decreasing and the voltages  $U_{c1}$  and  $U_{c3}$  are increasing. The parameters of the capacitors are:  $C_1=C_2=C_3=C_4=20\mu F$ . The figures 16 to 19 show the consequences of the DC voltages drift on the characteristics of the Permanent Magnet Synchronous Machine. The speed follows its reference (400 rd/s) but the undulations on the electromagnetic torque and different currents ( $i_d$ ,  $i_q$ ) are very important due to the unbalance problem of the four input DC voltages. The parameters of the PM synchronous machine are:  $L_d=L_q=3.2mH$ ;  $R_s=1\Omega$ ;  $p=3$ ;  $\Phi_f=0.13N.m/A$ ;  $J=6.10^{-4} kg.m^2$ ;  $F_c=9,5.10^{-5} N.m.s/rad$ .

Those results show the importance of the stability of the input DC voltages of the inverter in order to have good performances for the speed control of the PM synchronous machine.

On the second simulation, we introduce the clamping bridge proposed in the precedent cascade on the Figure 1 in order to show the different input DC capacitor voltage equalization performances. We can see on the figures 20 and 21 that the four voltages ( $U_{c1}$ ,  $U_{c2}$ ,  $U_{c3}$  and  $U_{c4}$ ) stabilise around the reference voltage value (200V) and the DC link capacitor voltages are equalized. By using this technique of stabilisation, we can remark on the figure 22, 23, 24 and 25 that the undulations on the performances (Torque and currents  $i_d$  and  $i_q$ ) of the PMSM disappear and those performances are improved by using the inductive Clamping bridge. The parameters of the Clamping bridge are:  $L_1=1mH$   $L_2=1mH$ .

The afore-presented results confirm that the clamping bridge is able to equalize DC link capacitor voltages and stabilize the different DC voltages around the desired value. The performances of speed control of the PMSM are then ameliorating.

## VII. CONCLUSION

The present contribution intends to demonstrate that permanent magnet synchronous machine control based on sliding mode control when applied with a two-level PWM current rectifier – Five-level PWM NPC-VSI may contribute both for functional performances improvement and attenuation of some technological limitations. The input DC voltages are generated by a two-level PWM current rectifier controlled by Lyapunov function. By this study, we have particularly shown the problem of the stability and its effects on the speed control of PMSM and the input DC voltages sources of the inverter.

In the last part of this paper, we propose a simple solution to stabilise the four DC voltages and this by using a clamping bridge composed by four switches (pair transistor-diode) and two inductances.

This nondissipative equalization design has many advantages such as high equalization efficiency due to the nondissipative current diverter, bidirectional energy transferring capability, and a modular design. Another advantage of this system is that no closed-loop control is needed and the process is self-limiting: when voltage equalization is complete, the switching of the capacitors consumes minimal energy.

## APPENDIX

$L_d, L_q$  : self inductance of the d and q armatures equivalent

winding,  $R_s$  : resistance of an armature winding,  $\omega$  : angular speed.  $s$  : Laplace operator,

$J$  : inertia of the set machine-load,  $C_r$  : Load torque,

$e_d$  : Error variable,  $S_d$  : Surface variable

$V_{resk}$  : Network voltage of one phase k,  $V_k$  : Voltage of the leg

k of the rectifier,  $R$  : grid resistance  $L$  : grid inductance

$U_C$  : Average value of the four input DC voltages

$C_1, C_2, C_3, C_4$  : input capacitors of the five-level NPC-VSI

$V_{res}, i_{res}$  : Voltage and current of the grid

$V_e$  : Effective value of the grid voltage

## REFERENCES

- [1] A.Nabae, I.Takahashi and H.Agaki, "A new neutral point clamped PWM inverter", *IEEE Transactions on Industrial Application*, 1981, Vol 1A-17, issue 5, pp. 518-523.
- [2] T.Meynard and H.Foch. Multi-level choppers for high voltage applications, *EPE Journal*, Vol 2 No. 1, pp45-50, 1992.
- [3] P. Hammond, "A new approach to enhance power quality for medium voltage ac drives," *IEEE Transactions on Industrial. Applications.*, Vol. 33, pp.202-208, Jan./Feb. 1997.
- [4] M. D. Manjrekar, P. K. Steimer, and T. A. Lipo, "Hybrid multilevel power conversion system: a competitive solution for high-power applications," *IEEE Transactions on Industrial. Applications.*, vol. 36, pp. 834-841, May/June 2000.
- [5] H.L.Liu, N.S.Choi, G.H.Cho, "DSP based space vector PWM for three-level inverter with DC-link voltage balancing", *Proceeding of IEEE-IECON*, Kobe, Japan, October 1991, pp.197-201.
- [6] H.Menzies, P.Steimer, J.K Steinke, "Five-level GTO inverters for large induction motor drives", *Conference record IEEE-IAS Annual Meeting*, Toronto, Canada, 1993, pp. 595-601.
- [7] D.H.Lee, S.R.Lee, Fred.C.Lee, "An analysis of midpoint balance for the neutral-point-clamped three-level VSI", *Proceedings of IEEE-PESC'98*, Fukuoka, Japan, 1998, pp.193-199.
- [8] M. Koyama, T. Fujii, R. Uchida, T. Kawabata, "Space voltage vector based new PWM method for large capacity three-level GTO inverter", *Proceeding of IEEE IECON*, San Diego, CA, USA, November 1992, pp. 271-276.
- [9] N. Celanovic, D. Borjevic, "A comprehensive study of neutral point voltage balancing problem in three-level neutral-point-clamped voltage source PWM inverters", *IEEE Transactions on Power Electronics*, vol. 15, March 2000, pp. 242-249.
- [10] M. Fracchia, T. Ghiara, M. Marchesoni, M. Mazzucchelli, "Optimized modulation techniques for the generalized n-level converter", *PESC 1992 Conference Record*, Toledo, Spain, June/July 1992, pp. 1205-1213.
- [11] P.Purkiat, R.S.Sriamakovacham "A new generalized space vector modulation algorithm for Neutral-point-clamped Multilevel converters", *Progress in Electromagnetics Research Symposium 2006*, Cambridge, USA, March.26-29, pp. 330-335.
- [12] A.Bendre, S.Krstic, J.Vander Meer, G Venkataramanan, "Comparative evaluation of modulation algorithms for Neutral-Point-Clamped converters", *IEEE Transactions on Industry Applications*, Vol.41, No. 2, March/April 2005, pp. 634-643.
- [13] Z.Pan, F.Z.Peng, K.A.Corzine, V.R.Stefanovic, J.M.Leuthen, S.Gataric, "Voltage balancing control of Diode Clamped Multilevel Rectifier/Inverter systems", *IEEE Transactions on industry applications*, Vol 41, No. 6, November/December 2005, pp. 1698-1706.
- [14] A.Bendre, G Venkataramanan, D.Rosene, V.Srinivasan, "Modelling and design of Neutral-Point voltage regulator for a three-level Diode –Clamped inverter using multiple-carrier modulation", *IEEE Transactions on Industrial Electronics*, Vol 53, No. 3, June 2006, pp. 718-726.
- [15] S. Venkateshmarhu, B.P.Muni, A.D Rajkumar, J.Praveen, "Direct Power Control strategies for multilevel inverter based custom power devices", *Proceeding of the World Academy of Science, Engineering and Technology*, Vol 29, May 2008, pp. 205-213.
- [16] R. Chibani, E.M. Berkouk, "Five-level PWM current rectifier – Five-level NPC VSI – Permanent magnet synchronous machine cascade", *European Physical Journal-Applied Physics*, No. 30, May 2005, pp. 135-148.
- [17] R.Chibani, E.M. Berkouk, M.S.Boucherit, "Lyapunov control of three-level PWM rectifiers to equilibrate input DC voltages of five-level NPC-VSI", *International Review of Electrical Engineering*, Vol 2, No. 1, January- February 2007, pp. 36-49.
- [18] Chibani, R. Berkouk, E.M. Boucherit. M.S. "Five-level NPC-VSI: Different ways to balance input DC link voltages" *ELEKTRIKA Journal of Electrical Engineering*, Vol 11, No. 1, July 2009, pp 19-33.

# Implementation of Three phase Shunt Hybrid Filter Using ICOS $\phi$ Algorithm

Sindhu.S<sup>1</sup> Sindhu M.R<sup>2</sup> Manjula G.Nair<sup>3</sup> Ginnes.K.John<sup>4</sup>

**Abstract**– This paper presents a hybrid filter configuration to suppress harmonic current distortion in the source current. It is a combination of shunt active power filter and shunt passive filter. Major amount of harmonic currents generated by the nonlinear load are bypassed through the passive filter and the active power filter supplies the remaining harmonics and reactive power. Thus the power rating of the shunt active power filter can be reduced in the hybrid configuration compared with pure active filter configuration. The effectiveness of the adopted topology and control scheme has been verified by simulation and experimental results under various source/load conditions.

**Keywords**– Hybrid filter, Power quality, Harmonic compensation.

## I. INTRODUCTION

A large number of solid state power converters such as diode bridge rectifiers and thyristor converters are used in industrial applications and transmission/distribution networks. All these breeds of power converters are nonlinear in nature and cause serious problems of current harmonics, poor power factor, non sinusoidal supply voltage, reactive power burden and low system efficiency. Hence, due to these serious issues there has been an increasing interest in the subject of power quality improvement techniques which can suppress supply harmonics, improve power factor and balance the input supply [1].

Many circuit configurations of filters have been suggested to limit harmonic current distortion. Passive filters which act as least impedance path to the tuned harmonic frequencies were used initially to reduce harmonics. This technique is simple and less expensive. But it has many drawbacks such as resonance, fixed compensation characteristics, bulky size, high no load losses etc. As a better option of complete compensation of distortions, active power filters [2, 3] have been researched and developed. Active filters overcome drawbacks of passive filter by using the switched mode power converter to perform complete harmonic current elimination. Shunt active power filters are developed to suppress the harmonic currents and reactive power compensation simultaneously by suitable control techniques to generate a compensating current in equal and opposite direction so that source current becomes harmonic free[2,4].

However, the power rating and construction cost of active power filters in a practical industry is too high. To avoid this limitation, hybrid filter topologies have been developed. Using low cost passive filters with the active filter, the power rating of active converter is reduced compared with that of pure active filters. This hybrid filter retains the advantages of active filters and passive filters. Also hybrid filters are cost effective and become more practical in industry applications [5-9].

In this paper, the hybrid filter structure consisted of an active filter and a passive filter, connected in shunt is used for power quality improvement. The effectiveness of the hybrid filter configuration was verified with simulation and experimental results. The results prove that the proposed method can effectively eliminate harmonic currents, balance source currents, compensate reactive power i.e. in other words; power quality improvement of the power system is achieved by the proposed hybrid filter structure and control method.

## II. STRUCTURE OF HYBRID FILTER CONFIGURATION

The hybrid filter structure consists of shunt passive filter and shunt active filter. Shunt passive filter is a series combination of a capacitor and a reactor tuned to a specific harmonic frequency. It provides low impedance trap to harmonic to which the filter is tuned, usually to lower order harmonics because the major contribution of harmonics is due to lower order harmonics. Remaining higher order harmonics only are to be filtered by shunt active filter; hence its power rating can be reduced. A three phase voltage source inverter (VSI) is used as the shunt active filter. The hybrid filter is connected in parallel with the nonlinear load. The diagram of hybrid filter structure is shown in the fig.1.




Fig.1. The shunt hybrid filter structure

The paper first received 2 Dec 2009 and in revised form 23 Dec 2010.  
Digital Ref: A190711258

<sup>1</sup> Department of ECE, Nehru College of Engineering and Research centre, Thrissur, Kerala, India, e-mail:sindhu\_2478@yahoo.com

<sup>2,3</sup> Department of EEE, School of Engineering, Amrita Vishwa Vidyapeetham University, India, e-mail:mr\_sindhu@cb.amrita.edu, gn\_manjula@blr.amrita.edu.

<sup>4</sup> Department of EEE, Adi Shankara Institute of Engineering and Technology, Kochi, Kerala, India, e-mail: ginneskjohn@gmail.com

The nonlinear loads considered in this study are three phase diode bridge rectifier and three phase thyristor converter. A proportional integral voltage controller is used to maintain the constant dc link voltage of the inverter. A hysteresis current comparator is used to track the output current to generate proper PWM pulses to the inverter.

### III. CONTROL STRATEGY OF SHUNT ACTIVE FILTER

Various control algorithms were developed in literature such as instantaneous reactive power theory, synchronous detection, dc bus voltage algorithm etc [2]. The instantaneous reactive power theory and synchronous detection algorithm operates satisfactorily under balanced conditions only. In this work, ICOS $\Phi$  algorithm is used which is tested satisfactorily under distorted and transient conditions[4,10,11].The shunt active filter uses ICOS $\phi$  algorithm, In ICOS $\phi$  algorithm, mains required to supply only the real component of the load current, remaining parts of load current – reactive component and harmonics – is to be supplied by the active filter [4]. The extraction of real component of load current can be done as follows:

The load current contains fundamental component and harmonic components. The lower order tuned frequency components are filtered by the passive filters. Remaining harmonic components are filtered with active filter. These harmonics are sensed with the help of low pass (biquad) filter. Its output is fundamental component delayed by 90° (i.e.  $i_m \sin(\omega t - \phi - 90^\circ)$ ). At the time of negative zero crossing of the input voltage, i.e.,  $\omega t = 180^\circ$ , instantaneous value of fundamental component of load current is  $i_m \cos\phi$ .The magnitude of the desired source current  $|I_{s(ref)}|$  can be expressed as the magnitude of real component of the fundamental load current in the respective phases. i.e. for phase a it can be written as  $|I_{s(ref)}| = |\text{Re}(I_{La})|$ .

The desired (reference) source currents in the three phases are given as,

$$\begin{aligned} i_{sa(ref)} &= |I_{s(ref)}| \times U_a = |I_{s(ref)}| \cdot \sin \omega t \\ i_{sb(ref)} &= |I_{s(ref)}| \times U_b = |I_{s(ref)}| \cdot \sin(\omega t - 120^\circ) \\ i_{sc(ref)} &= |I_{s(ref)}| \times U_c = |I_{s(ref)}| \cdot \sin(\omega t + 120^\circ) \end{aligned} \quad (1)$$

The compensation currents to be injected by the shunt active filter are the difference between the actual load currents and the desired source currents.

$$\begin{aligned} \dot{i}_{a(comp)} &= \dot{i}_{La} - \dot{i}_{sa(ref)}; \quad \dot{i}_{b(comp)} = \dot{i}_{Lb} - \dot{i}_{sb(ref)}; \\ \dot{i}_{c(comp)} &= \dot{i}_{Lc} - \dot{i}_{sc(ref)}; \end{aligned} \quad (2)$$

### IV. SIMULATION RESULTS

As case studies, three phase diode bridge rectifier and three phase thyristor converter are considered as harmonic loads.

#### Case I: Diode bridge Rectifier Load

A three-phase 400 V, 50 Hz balanced supply is given to

a 15kW AC-DC Diode bridge rectifier feeding a variable inductive load. The MATLAB model of the system is shown in Fig.2.




Fig.2: The three-phase system with diode bridge rectifier

#### A. Without filter:

The performance of diode bridge rectifier feeding an inductive load was studied without any filter in the system. The system was simulated under balanced source and balanced load conditions. The source current is highly distorted.

#### B. With passive filter:

The 5th and 7th order of shunt passive filters are designed to sink in respective harmonic currents. The capacitors for the passive filter are selected to supply the specified percentage of the reactive power requirement of the load. The MATLAB model of the system with passive filters is shown in Fig.3.

Table 1: Parameter values of passive filter

Harmonic	Resistor	Inductor	Capacitor
5 <sup>th</sup>	0.0314 $\Omega$	10mH	40 $\mu$ F
7 <sup>th</sup>	0.0160 $\Omega$	5.1mH	40 $\mu$ F

Table 1 gives the parameter values of passive filter components for compensation.




Fig.3: Simulation model of the three-phase system with Passive filter

The passive filter helps to reduce the major amount of distortions in source current. i.e., the passive filter sinks the 5th and 7th harmonic currents by providing a low impedance path.

#### C. With Active Filter

In the next stage, the simulation is repeated with the shunt active filter in the system. The circuit for ICOS $\phi$  [4]

algorithm was simulated in MATLAB/SIMULINK and installed in the system. The MATLAB model of the system with active filters is shown in Fig.4.




Fig.4: Simulation model of the three-phase system with I COS $\phi$  controller based shunt active filter

Simulation results with addition of active filter are shown in Fig.5. The harmonics in source current is highly reduced and THD is within standard limits. The source voltage and source current are in phase and sinusoidal, and implies perfect reactive compensation. Certainly, it takes time delay more than 1 cycle for perfect compensation.




Fig.5: Source voltage and source current of three-phase system with shunt active power filter – for the diode bridge rectifier load.

**C. With Hybrid Filter**

Hybrid system uses a shunt passive filter to remove the lower order harmonics and a shunt active filter to remove the remaining harmonics and reactive power compensation. The shunt active filter uses the ICOS $\phi$  control algorithm. The fig.6 is the simulation model of the three phase system with hybrid filter.

The total harmonic distortion with hybrid filter is reduced to 0.47% and source current becomes in phase with source voltage. Fig.7 shows waveforms of source voltage, load current, source current waveforms of diode bridge rectifier load with hybrid filter.




Fig.6: Simulation model of the three-phase system with Hybrid filter.




Fig.7: Source voltage, load current and source current of three-phase system with hybrid filter- for diode bridge rectifier load

The simulation results for diode bridge rectifier load are summarized in Table 2. The comparative study shows that hybrid filter much effectively reduces harmonic distortion in the source current with effective reactive power compensation. The performance of the shunt hybrid filter was verified experimentally with diode bridge rectifier.

**Table 2: Performance of various filter configurations with diode bridge rectifier**

Parameters	Without filter	With Passive filter	With Active filter	With Hybrid filter
Fundamental source current in rms (A)	16.87	21.47	17.04	18.55
THD in Source Current (%)	18.45	1.62	0.91	0.47

## V. ANALOG CIRCUIT IMPLEMENTATION OF HYBRID FILTER

A laboratory model of the shunt hybrid filter - ICOS $\phi$  controller based shunt active filter and shunt passive filter - was set up for testing with the nonlinear load, three phase diode bridge rectifier. Fig.8 shows the hardware set up for the experiment. A voltage source inverter assembly, which consists of a three phase IGBT based inverter along with large DC link capacitor, is used as the shunt active filter. DC link capacitor of 1650mF / 800V is used to maintain steady voltage required by the inverter.



Fig.8. Hardware setup

The operations in the analog circuit can be explained as follows:

*Step 1: The source voltages, load currents and active filter injection currents are sensed with hall effect voltage and current sensors.*

*Step 2: Detection of fundamental component of load current:*

Low pass filtering by using biquad filter is done to extract fundamental component of load current. The advantages of using biquad filter, rather than other low pass filters, are it is easy to design, gives unity gain and exact 90° phase shift.

*Step 3: Determination of real component of load current:*

The circuit with the comparator and monostable multivibrator 74LS123 is used for getting sharp output pulses at the negative zero crossing of the phase voltage. These pulses and output of the biquad filter are fed to a sample and hold circuit to obtain instantaneous value of fundamental component of load current at negative zero crossing of source voltage, i.e., real part of load current.

*Step 4: Obtaining desired source current waveforms:*

The real component of load current is multiplied with unit sinusoidal waves to obtain desired source current waveforms, using AD 633 JN multiplier.

*Step 5: Derive PWM pulses to inverter:*

The reference compensation current is obtained by subtracting reference source current from load current. A comparator is used to compare reference compensation current and actual filter current. When reference filter current is more than actual filter current, output of the comparator is high and vice versa. The comparator is

realized using op-amp 741 and IC 4049B. The isolation between power circuit and controller circuit is done using an optocoupler 6N136. The output pulses are amplified using transistor amplifier BC 547[4].

Based on reactive power requirement of the system under the rated load condition, passive LC filters are designed and inserted. The components of passive filters – inductor and capacitor – are designed for 6<sup>th</sup> harmonic frequency, such that major amount of 5<sup>th</sup> and 7<sup>th</sup> harmonics can be eliminated with a single tuned passive filter.

## VI. EXPERIMENTAL STUDY

The experimental results on a scaled down balanced three phase system connected to diode bridge rectifier feeding a resistive load (230V, 3kW) are presented in this section.

The passive filter is designed for 100% Var compensation and it is tuned to the sixth harmonic so as to avoid resonance condition and to sink both 5<sup>th</sup> and 7<sup>th</sup> harmonic currents to certain extent. This will reduce the size of the passive filter and hence the loading on the source also. In this case study, combination of passive filter elements used is 5mH-80 $\mu$ F.

The ICOS $\phi$  controller senses load current, supply voltage and generate PWM pulses to IGBT inverter. The shunt active power filter is connected to three phase supply at point of common coupling through 10mH, coupling reactance. The system was operated under various source/load conditions and the results are shown in the following section. The test results are analyzed using FLUKE make power quality analyzer.

### A: Balanced Source Balanced Load

The hybrid power filter, combination of shunt active and shunt passive filters, reduces total harmonic distortion in source current.

Passive filter reduces the lower order (5<sup>th</sup> and 7<sup>th</sup>) harmonics and the shunt active power filter injects the remaining harmonics in source current. Relevant results are shown in Fig.9 and Fig.10.




Fig.9: a-phase source voltage and source current  
a) without hybrid filtering b) with hybrid filtering

HARMONICS TABLE			
Amp	L1	L2	L3
THD% <sub>f</sub>	29.8	29.7	28.7
H3% <sub>f</sub>	0.8	0.6	0.9
H5% <sub>f</sub>	24.8	24.4	23.3
H7% <sub>f</sub>	9.0	9.4	9.8
H9% <sub>f</sub>	0.8	0.5	1.2
H11% <sub>f</sub>	9.1	9.0	8.2
H13% <sub>f</sub>	5.1	5.3	6.0
H15% <sub>f</sub>	0.7	0.4	1.0

HARMONICS TABLE			
Amp	L1	L2	L3
THD% <sub>f</sub>	3.6	3.8	3.9
H3% <sub>f</sub>	0.5	0.8	0.6
H5% <sub>f</sub>	2.7	2.7	3.0
H7% <sub>f</sub>	2.0	2.3	2.3
H9% <sub>f</sub>	2.0	0.0	0.2
H11% <sub>f</sub>	0.9	0.8	0.5
H13% <sub>f</sub>	0.2	0.2	0.2
H15% <sub>f</sub>	0.1	0.1	0.1

Fig 10: a) Harmonic spectrum of source current  
a) without hybrid filtering b) with hybrid filtering

**B: Distorted source and Balanced Load**

The distorted source voltages are applied across the diode bridge rectifier feeding resistive load. When there is distortion in the supply voltages, the fundamental components are first derived using suitably tuned second order low pass filters to make the voltages balanced and sinusoidal. The unit sine wave of these balanced voltages are used as templates as required by the ICOS $\phi$  algorithm to generate compensation currents. The experimental results are shown in Fig 11 and Fig 12.




Fig. 11: a-phase source voltage and source current  
a) without hybrid filtering b) with hybrid filtering

HARMONICS TABLE				HARMONICS TABLE			
Amp	L1	L2	L3	Amp	L1	L2	L3
THD% <sub>f</sub>	29.4	29.2	29.1	THD% <sub>f</sub>	3.4	3.3	3.8
H3% <sub>f</sub>	1.1	0.4	0.7	H3% <sub>f</sub>	1.7	1.6	1.4
H5% <sub>f</sub>	22.8	22.4	22.5	H5% <sub>f</sub>	1.9	2.0	2.5
H7% <sub>f</sub>	11.5	11.7	11.5	H7% <sub>f</sub>	1.7	1.2	2.0
H9% <sub>f</sub>	0.4	0.2	0.2	H9% <sub>f</sub>	0.4	0.5	0.2
H11% <sub>f</sub>	9.1	9.2	9.1	H11% <sub>f</sub>	0.6	0.3	0.7
H13% <sub>f</sub>	6.1	6.0	6.0	H13% <sub>f</sub>	0.1	0.2	0.2
H15% <sub>f</sub>	0.2	0.1	0.3	H15% <sub>f</sub>	0.1	0.3	0.3

Fig 12: Harmonic spectrum of source current  
(a) without hybrid filtering (b) with hybrid filter

**C. Balanced source Unbalanced Load**

The unbalance in three phase currents are introduced by a star connected unbalanced resistive load in shunt with diode bridge rectifier. The shunt active filter using the ICOS $\phi$  algorithm makes sure that the source currents in all the same phases remain balanced even in case of load unbalance. The active filter along with the passive filter reduces the THD in source currents and the experimental results are shown in Fig 13 and Fig 14.




Fig. 13: a-phase source voltage and source current  
(a) without filtering b) with hybrid filtering

HARMONICS TABLE				HARMONICS TABLE			
Amp	L1	L2	L3	Amp	L1	L2	L3
THD% <sub>f</sub>	19.5	16.1	24.8	THD% <sub>f</sub>	4.0	3.3	3.7
H3% <sub>f</sub>	13.3	9.2	14.7	H3% <sub>f</sub>	1.7	1.1	0.5
H5% <sub>f</sub>	11.8	8.2	19.1	H5% <sub>f</sub>	3.2	2.8	3.3
H7% <sub>f</sub>	5.6	8.1	5.0	H7% <sub>f</sub>	1.5	1.2	1.5
H9% <sub>f</sub>	4.6	5.2	2.3	H9% <sub>f</sub>	0.4	0.0	0.3
H11% <sub>f</sub>	2.1	2.1	1.3	H11% <sub>f</sub>	0.5	0.5	0.5
H13% <sub>f</sub>	1.7	1.9	1.0	H13% <sub>f</sub>	0.2	0.2	0.1
H15% <sub>f</sub>	1.3	1.0	0.3	H15% <sub>f</sub>	0.1	0.1	0.1

Fig 14: Harmonic spectrum of source current  
(a) without hybrid filtering (b) with hybrid filtering

The experimental results are summarized in Table 3. Table 3 compares the performance of the test system with and without hybrid filtering. It can be seen that harmonics in the source current is highly reduced with the addition of the hybrid filter. Also it is calculated that size of the active filter can be reduced up to 30% in this hybrid configuration.

**Table 3: Performance of various filter configurations with diode bridge rectifier**

	THD in source current (%)					
	Without hybrid filter			With hybrid filter		
	R	Y	B	R	Y	B
Balanced Source And Load	29.8	29.7	28.7	3.6	3.8	3.9
Distorted Source And Balanced Load	29.4	29.2	29.1	3.4	3.3	3.8
Balanced Source Unbalanced Load	19.5	16.1	24.8	4.0	3.3	3.7

VII. CONCLUSION

With the development of more sophisticated power electronic nonlinear devices, more and more power quality issues were initiated. As remedies to these problems, many filtering techniques such as passive filter, active filter, hybrid filter etc. are developed. The simulation results show the shunt hybrid filter is much superior in performance compared to other configurations. The three-phase hybrid filter is implemented in hardware as combination of shunt passive filter and shunt active filter. The three-phase hybrid filtering system works quite efficiently under various source/load conditions such as balanced supply and balanced load, distorted source and balanced load, balanced supply and unbalanced load etc.

ACKNOWLEDGMENT

The authors would like to thank for the financial support from Department of Science and Technology, New Delhi, India and Amrita Vishwa VidyaPeetham University, Coimbatore, India, for the completion of this work.

REFERENCES

- [1] IEEE Guide for harmonic control and reactive compensation of Static Power Converters, IEEE Standard 519-1992.
- [2] Bhim Singh, Kamal Al-Haddad and Amrisha Chandra, "A Review of Active Filters for Power Quality Improvement", IEEE Trans. on Industrial Electronics, Vol. 46, No. 5, October 1999.
- [3] M.Izhar, C.M.Hadzer, M.Syafudin, S.Taib, S.Idris, "Performance

for passive and active power filter in reducing harmonics in the distribution system", Proc. National Power and Energy Conference, PECon 2004, Nov2004, pp.104-108.

- [4] Manjula G.Nair and G. Bhuvanewari, "Design, Simulation and Analog Circuit Implementation of a Three-phase Shunt ActiveFilter using the ICOS  $\hat{\theta}$  Algorithm" IEEE PEDS 2005.
- [5] Bor-Ren Lin .et.al. "Analysis and operation of hybrid active filter for harmonic elimination", Electric Power SystemsResearch 2002, Vol.62, pp.191-200.
- [6] F.Z.Peng, H.Akagi and A. Navae, "Compensation Characteristics of the Combined System of Shunt Passive and Series Active Filters", IEEE-T Ind. Applications, vol. IA-29, no.1, Feb 1993, pp141-151.
- [7] H.-L.Jou, J.-C.Wu, K.-D.Wu, "Parallel operation of passive power filter and hybrid power filter for harrmonic suppression" IEE Proc. Generation, transmission & Distribution, Vol 148(1) 148(1), Jan 2001, pp.8-14.
- [8] E.-H.Song, "A New Low Cost Hybrid Active Power Filter using Variable Capacitor Banks", Proc. European Power and Energy Systems Conference, 2002.
- [9] D.Sella, R.Penzo, etal."Hybrid active filter for parallel harmonic compensation", The European Power Electronics Association Journal 1993,pp.133-138.
- [10] Manjula G.Nair and G. Bhuvanewari, "Design, Simulation and Analog Circuit Implementation of a Three-phase Shunt Active Filter using the ICOS  $\hat{\theta}$  Algorithm" IEEE Transactions on Power Delivery, Vol.23, Issue2, April 2008, pp.1222-1235.
- [11] Manjula G. Nair and G. Bhuvanewari, "A novel shunt active filter algorithm – simulation and analog circuit based implementation", Special issue on Power Quality, International journal of Energy Technology and Policy (IJETP), 2006, Vol . 4, 1/2, pp. 118-125.

## BIOGRAPHIES



**Sindhu.S** was born in Ottapalam in Kerala state, India on November 24, 1978. She did M.Tech.(Electronics and Communication Engineering) from Karunya Institute of Technology, Coimbatore and M.Tech.(Power Electronics) from Amrita Vishwa Vidyapeetham University, Coimbatore .She is teaching for two years and presently, is Lecturer, Nehru College of Engineering and Research centre, Thrissur. Her areas of interest

are Power electronics, Power quality, and Digital electronics.



**M.R.Sindhu** was born in Thrissur in Kerala state, India on May 6, 1975. She did B.Tech. (Electrical and Electronics Engineering) and M.Tech. (Power Systems) from Calicut University and currently doing Ph.D. in Amrita School of Engineering. She is teaching for eight years and presently, is Assistant Professor, Amrita School of Engineering, Ettimadai, Amrita Vishwa Vidyapeetham

University. Her areas of interest are Power quality, Genetic Algorithm Application in Power systems.



**Dr. Manjula G.Nair** obtained her Masters degree in Power systems from University of Calicut, Kerala and Ph.D. degree from IIT-Delhi. Since 1995, she has been with the Department of Electrical Engineering, Amrita School of Engineering, Amrita Vishwa Vidyapeetham (University), India. Her areas of interest are FACTS controllers, Fuzzy and ANN based control of Power Systems, Power Quality, Hybrid and Active Filters.



**Ginnes K John** did his B.Tech. in electrical and electronics engineering from Mar Athanasius college of engineering, Kothamangalam, Mahatma Gandhi university, Kottayam, Kerala, India and M.Tech in power electronics from Amrita School of Engineering, Amrita Vishwa Vidyapeetham University, Ettimadai, Tamil Nadu, India. He is presently working as lecturer at Adi Shankara Institute of Engineering and

Technology, Kochi, Kerala. His areas of interest are power quality, power electronics, electrical drives and control.

# PI with Fuzzy Logic Controller based Active Power Line Conditioners

Karuppanan P.<sup>1</sup> Kamala Kanta Mahapatra<sup>2</sup>

**Abstract** –This paper presents a proportional integrator (PI) in conjunction with Fuzzy Logic controller (FLC) based Shunt active power line conditioners (APLC) for power quality improvements. The objective is to investigate different control methodologies for real time compensation of current harmonics and reactive power due to non-linear loads at various power conditions. The compensation process includes controlling dc-bus capacitor voltage of the inverter and estimating peak reference current by using PI with fuzzy logic controller. The reference currents are extracted from unit sine vector multiplied with estimated peak reference current. The voltage source inverter switching signals are obtained through hysteresis current controller (HCC). The performance of shunt APLC is evaluated through Matlab/Simulink simulation under different steady state and transient conditions using PI, FLC and PI in conjunction with FLC. The results demonstrate that combination of PI with FLC is a better solution that reduces the settling time of the dc-bus capacitor and suppresses current harmonics in the loads.

**Keywords** – Shunt Active Power Line Conditioners (APLC), PI controller, Fuzzy Logic Controller (FLC), Harmonics, Hysteresis Current Controller (HCC).

## I. INTRODUCTION

The ac power supply feeds different kind of linear and non-linear loads. The non-linear loads produce harmonics and reactive power related problems [1]. This harmonics and reactive power cause poor power factor and distort the supply voltage at the point of common coupling (PCC). This distortion is mainly induced due to the line impedance or distribution transformer leakage inductance. The current harmonics create problems in power systems such as malfunctions in sensitive equipment, overvoltage by resonance and harmonic voltage drop across the network impedance; that result in poor power factor [2]. Traditionally these problems are solved by passive filters. But these passive filters introduce tuning problems, resonance, and are large in size and it's also limited to few harmonics [3-4]. Recently active power-line conditioners (APLC) are developed to compensate the current harmonics and reactive power simultaneously in addition to power factor correction [5]. APLC keeps the mains current balanced after compensation regardless of either the load is non-linear and/or unbalanced [6]. The shunt APLC can be developed with current source inverter or voltage source inverter. Generally the voltage source inverter (VSI) is preferred for the shunt active power circuit due to lower losses in the dc-side capacitor [7].

The controller is the most important part of the APLC and currently lot of research is being conducted in this area [8-10]. Conventional PI and proportional integral derivative (PID) controllers have been used to estimate the peak reference currents and control the dc side capacitor voltage of the inverter. Most of the active filter systems use PI-controller for maintaining the dc side capacitor voltage [5-11]. When the source supplies a non-linear or reactive load, it is expected to supply only the active fundamental component of the load current and the compensator supplies the harmonic/reactive component. The outer capacitor voltage loop will try to maintain the capacitor voltage nearly constant which is also a mandatory condition for the successful operation of the APLC. The system losses are provided by the source in steady state. The compensator supplies the harmonic power, which manifests itself only on the reactive component of power. In the transient conditions the load changes are reflected in the dc capacitor voltage as an increase (or decrease) as capacitor absorbs (or delivers) the excess (or deficit) power. This conservation of energy philosophy is used to obtain the reference current for compensator in this method. The perturbations in the capacitor voltage are related to the perturbations in the average power drawn by the non-linear load. This property is utilized which facilitates extracting compensator reference and maintains capacitor voltage. However, the conventional PI controller requires precise linear mathematical model of the system, which is difficult to obtain under parameter variations and non-linear load disturbances. Another drawback of the system is that the proportional and integral gains are chosen heuristically [12-13]. Recently, fuzzy logic controllers (FLC) are used in power electronic systems and active power filter applications [14-18]. In the present work we combine PI and FLC techniques for efficient power line conditioning. This controller can handle non-linearity and is more robust.

This research paper presents a novel controller that uses PI in conjunction with Fuzzy logic controller for active power line conditioner. The proposed PI with fuzzy logic controller is used to estimate peak reference current besides maintaining the DC side capacitor voltage of the inverter nearly constant. Hysteresis current controller is used to generate the switching signals for switches in the inverter. The shunt APLC is investigated under different steady state and transient conditions using PI, FLC and PI in conjunction with FLC and is found to be effective for compensation; the proposed PI with FLC reduces ripples in the dc side capacitor.

## II. DESIGN OF SHUNT APLC

The basic compensation principle of shunt APLC is to draw/supply compensating current, from/to the distributor system such that it cancels current harmonics on the

---

The paper first received 25<sup>th</sup> June 2010 and in revised form 26 Aug 2010.  
Digital Ref: A190711282

<sup>1,2</sup>Department of Electronics and Communication Engineering, National Institute of Technology-Rourkela, India-769008.

E-mail: karuppanan1982@yahoo.co.in , kkm@nitrkl.ac.in

source side and makes the source current sinusoidal and is in phase with the source voltage. The active power filter is implemented with pulse width modulated (PWM) current controlled voltage source inverter (VSI). The three phase APLC consists of six power transistors with freewheeling diodes, a dc capacitor, RL filter, compensation controller (PI or FLC or PI in conjunction with FLC) and gate signal generator (hysteresis current controller) as shown in the Fig 1. These PI and Fuzzy logic controller algorithm is used to extract the desired reference current from the load current. The hysteresis current controller is employed to generate the switching signals for driving switches in the VSI. The inductive-filter suppresses the harmonics caused by the switching operation of the IGBT inverter. This inductive-filter provides smoothing and isolation for high frequency components. The current wave shape is limited by the switching frequency of the voltage source inverter.




Fig. 1 structure of Shunt APLC system

The three phase source is connected to a diode rectifier (non-linear) load. This nonlinear load current contains fundamental component and higher order of harmonic current components. For this system, the instantaneous load current can be written as follows

$$i_L(t) = \sum_{n=1}^{\infty} I_n \sin(n\omega t + \Phi_n) = I_1 \sin(\omega t + \Phi_1) + \left( \sum_{n=2}^{\infty} I_n \sin(n\omega t + \Phi_n) \right) \quad (1)$$

The load power comprises fundamental power and reactive power including harmonic power. The instantaneous load power can be written as

$$\begin{aligned} p_L(t) &= i_s(t) * v_s(t) \\ &= V_m \sin^2 \omega t * \cos \phi_1 + V_m I_1 \sin \omega t * \cos \omega t * \sin \phi_1 \\ &\quad + V_m \sin \omega t * \left( \sum_{n=2}^{\infty} I_n \sin(n\omega t + \Phi_n) \right) \\ &= p_f(t) + p_r(t) + p_h(t) \end{aligned} \quad (2)$$

Here  $p_f(t)$  is the fundamental component of power,  $p_r(t)$  is the reactive power and  $p_h(t)$  represents harmonic power. From this equation only the real (fundamental) power drawn by the load is

$$p_f(t) = V_m I_1 \sin^2 \omega t * \cos \phi_1 = v_s(t) * i_s(t) \quad (3)$$

The source current drawn from the mains after compensation should be sinusoidal; this is represented as

$$i_s(t) = p_f(t) / v_s(t) = I_1 \cos \phi_1 \sin \omega t = I_{\max} \sin \omega t \quad (4)$$

If the active power line conditioner provides the total reactive and harmonic power, source current  $i_s(t)$  will be in phase with the utility voltage and would be sinusoidal. At this time, the active filter must provide the compensation current:

$$i_c(t) = i_L(t) - i_s(t) \quad (5)$$

APLC estimates the fundamental from the load current and compensates for the harmonic and reactive component.

#### Design of DC side capacitor:

The DC-side capacitor voltage is maintained constant with small ripples in steady state. It acts as energy storage element to supply real power (difference between load and source) during the transient period as already presented in the introduction. The real/reactive power injection results in the ripple voltage of DC capacitor. The selection of  $C_{DC}$  should be such that it facilitates reducing voltage ripple.

#### Design of filter inductance $L_C$ and reference voltage:

The design of the filter inductance ( $L_C$ ) and reference voltage ( $V_{DC,ref}$ ) components is based on the following assumption; (1) The ac source voltage is sinusoidal (2) To design  $L_C$  the ac-side line current distortion is assumed to be 5%. (3) Fixed capability of reactive power compensation of the APLC. (4) The PWM-inverter is assumed to operate in the linear modulation index (*i.e.*  $0 \leq m_a \leq 1$ ). The desired reference voltage is compared with actual dc-bus capacitor voltage for reducing the ripples in transient conditions.

### III. PROPOSED CONTROL STRATEGIES

The proposed control strategy consists of extracting reference current and hysteresis current controller for IGBT inverter. The reference current is extracted from the nonlinear load current. The magnitude of the reference current is estimated by PI or FLC or PI with fuzzy logic controller.

#### A) Reference current control strategy:

The reference current generation is based on estimated peak reference currents that are multiplied with unit sine vector outputs. The proposed PI with fuzzy logic controller is used to estimate the peak reference current.

##### A.1) Unit sine vector:

The voltage source is converted to the unit current(s) while

corresponding phase angles are maintained. According the ohms law the current is inversely proportional to the resistance ( $i = V / R$ ). Unit sine vector is derived from the supply voltage template.

$$i_a = \sin \omega t, i_b = \sin(\omega t - 120^\circ), i_c = \sin(\omega t + 120^\circ) \quad (6)$$

The amplitude of the sine current is unit or 1 volt and frequency same source voltage and it is also in the same phase. This unit current multiplied with peak value of control output generates reference current.

**A.2) PI with Fuzzy controller:**

Figure 2 shows the block diagram of the proposed proportional integral (PI) control with fuzzy logic controller scheme for APLC. The DC-side capacitor voltage is sensed and is compared with a reference voltage signal and generates error signal. The error signal  $e = V_{dc,ref} - V_{dc}$  at the  $n^{th}$  sampling instant is used as input to the PI-controller.




Fig. 2 PI with fuzzy logic Controller block diagram

The error signal passes through Butterworth low pass filter (LPF) that suppresses higher frequency components and allows only fundamental components. PI-controller estimates the magnitude of peak reference current  $I_{max}$  and controls the dc-side capacitor voltage of the inverter. Its transfer function is

$$H(s) = K_p(s) + \frac{K_I}{s} \quad (7)$$

where,  $[K_p = 0.7]$  is the proportional constant that determines the dynamic response of the DC-side voltage and  $[K_I = 23]$  is the integration constant that determines it's settling time. The PI controller output contains certain ripples, so we need another processing unit to reduce this ripple; the FLC is connected together with PI controller for reducing the ripples.

Fuzzy logic controller block diagram shown in Fig 3, the transition between membership and non membership functions can be gradual. The PI controller output error is used as inputs for FLC. The linguistic variables are error  $E(n)$ , change of error  $CE(n)$  and output  $I_{max}$ .






Fig. 3 fuzzy logic Control block diagram

**Fuzzification:**


In a control system, error between reference and output can be labeled as zero (ZE), positive small (PS), negative small (NS), positive medium (PM), negative medium (NM). The process involves converting a numerical variable to a linguistic variable; five-sets triangular membership function are developed for the fuzzification as shown in Fig 4.



(a) Input Variable E (n), Fuzzification



(b) Input Variable CE (n), Fuzzification



(c) Output Variable (Imax), DeFuzzification

Fig. 4 FLC membership functions (a) the input variables e (n) (b) change of error ce (n) and (c) output variable defuzzification

**Rule Elevator:**

The basic fuzzy set operations needed for evaluation of fuzzy rules are  $AND(\cap)$ ,  $OR(\cup)$  and  $NOT(-)$

$AND$  -Intersection:  $\mu_{A \cap B} = \min[\mu_A(X), \mu_B(x)]$

$OR$  -Union:  $\mu_{A \cup B} = \max[\mu_A(X), \mu_B(x)]$

$NOT$  -Complement:  $\mu_A = 1 - \mu_A(x)$

**Defuzzification:**

The rules of FLC generate required output in a linguistic variable format (Fuzzy Number), according to real world requirements, linguistic variables have to be transformed to crisp output (Real number).

**Database:**

The Database stores the definition of the membership function required by fuzzifier and defuzzifier

**Rule Base:**

The Rule base stores the linguistic control rules required

by rule evaluator, the 25-rules used in this paper are presented in table 1.

**Table 1 Rule base table**

$e(n)$ $ce(n)$	NM	NS	ZE	PS	PM
NM	NM	NM	NM	NS	ZE
NS	NM	NM	NS	ZE	PS
ZE	NM	NS	ZE	PS	PM
PS	NS	ZE	PS	PM	PM
PM	ZE	PS	PM	PM	PM

The desired reference source currents after compensation should be sinusoidal and it can be given as

$$i_{sa}^* = I_{\max} \sin \omega t \quad (8)$$


$$i_{sb}^* = I_{\max} \sin(\omega t - 120^\circ) \quad (9)$$

$$i_{sc}^* = I_{\max} \sin(\omega t + 120^\circ) \quad (10)$$

where  $I_{\max}$  the amplitude of the desired source current and the phase angle can be obtained from the source voltages using unit sine vector. The reference currents ( $i_{sa}^*, i_{sb}^*, i_{sc}^*$ ) are compared with actual source currents ( $i_{sa}, i_{sb}, i_{sc}$ ) to generate switching signals for PWM-inverter using hysteresis current controller.

#### B) Hysteresis Band Current Control:

There are various current control methods proposed for APLC configurations; but in terms of faster current controllability and easy implementation, the hysteresis current control method scores over other current control techniques.



*Fig 5 Structure of hysteresis current controller*

Hysteresis band current control demonstrates characteristics like robustness, excellent dynamics and fastest control with minimum hardware. For the PWM-voltage source inverter; hysteresis current controllers are configured independently for each phase. Each current controller directly generates the switching signal of the three (a, b, c) phases shown in Fig 5. In the case of positive input current, if the error current  $e(t)$  between the desired reference current  $i_{ref}(t)$  and the actual source current  $i_{actual}(t)$  exceeds the upper hysteresis band limit

(+h), the upper switch of the inverter arm is become OFF and the lower switch is become ON. As a result, the current starts to decrease. If the error current  $e(t)$  crosses the lower limit of the hysteresis band (-h), the lower switch of the inverter arm is become OFF and the upper switch is become ON. As a result, the current gets back into the hysteresis band and the cycle repeats.

$$S = \begin{cases} 0 & \text{if } i_{actual}(t) > i_{ref}(t) + h \\ 1 & \text{if } i_{actual}(t) < i_{ref}(t) - h \end{cases} \quad (11)$$


Here the hysteresis band limit used is  $h=0.5$ . The range of the error signal  $e(t)$  directly controls the amount of ripple voltage in the output current from the PWM-VSI.

#### IV. SIMULATION RESULT AND ANALYSIS

The SIMULINK toolbox in the MATLAB is used to model and test the system under steady state and transient conditions using PI, Fuzzy logic and combination of PI and fuzzy logic controllers. The system parameter values are; source voltage (Vs) is 230 Vrms, System frequency (f) is 50 Hz, Source impedance  $R_s, L_s$  is  $1 \Omega; 0.2 \text{ mH}$  respectively, Filter impedance  $R_c, L_c$  is  $1 \Omega; 2.5 \text{ mH}$ , Load impedance  $R_L, L_L$  of diode rectifier RL load in steady state:  $20 \Omega; 200 \text{ mH}$  and in transient:  $10 \Omega; 100 \text{ mH}$  respectively, DC link capacitance ( $C_{DC}$ ) is  $1600\mu\text{F}$ , Reference Voltage ( $V_{DC}$ ) is 400V and Power devices are IGBT with a freewheeling diode in anti parallel.

#### PI with Fuzzy controller:

PI with Fuzzy controller based APLC system comprises a three-phase source, a nonlinear load (six pulse diode rectifier RL load) and a PWM voltage source inverter with a dc capacitor on dc side. The simulation of the source current after compensation is presented in Fig. 6 (a) that indicates that the current becomes sinusoidal. The load current is shown in 6 (b). The actual reference current for phase is shown in Fig. 6(c). This wave is obtained from our proposed controller. The APLC supplies the compensating current that is shown in Fig. 6(d). The current after compensation is as shown in (a) which would have taken a shape as shown in (b) without APLC. It is clearly visible that this waveform is sinusoidal with some high frequency ripples. We have additionally achieved power factor correction as shown in Fig. 6(e), phase (a) voltage and current are in phase.






Fig. 6 PI with Fuzzy logic controller based simulation results for three-phase active-power-filter under the steady state condition (a) Source current after APLC, (b) Load currents, (c)Reference currents by the Fuzzy logic algorithm, (d) Compensation current by APLC and (e) unity power factor

First we conducted simulation ( time T=0 to T=0.4s ) with rectifier load with RL at output with values 20 ohms and 200 mH respectively and then RL load is suddenly changed to 10 ohms and 100 mH for transient condition. The transient simulation waveforms are plotted in a similar manner and are shown in Fig 7.




Fig. 7 PI with Fuzzy logic controller based simulation results for three-phase active-power-filter under the transient condition (a) Source current after APLC, (b) Load currents and (c) Compensation current by APLC

The DC side capacitor voltage is effectively controlled by the PI or FLC and/or combination of PI with FLC shown in Fig 8. It is observed that settling time is quite fast. The combination of PI with FLC takes least settling time and has small ripples compared to individual PI and FLC controllers.





Fig. 8 simulation results for 3-phase APLC under steady state condition; waveform of DC side capacitor voltage controlled by (a) PI controller (b) FLC controller (c) PI with FLC controller

The dc-side capacitor voltage settling time in transient and steady state conditions using different controller are presented in table 2

Table 2 Vdc settling time using PI, FLC and PI with FLC controller

Condition	PI controller	Fuzzy controller	PI with Fuzzy Controller
Steady state	0.12s	0.11s	0.065s
Transient	0.13s	0.12s	0.060s

The PI with fuzzy logic controller based APLC system effectively suppresses the harmonics, compensates reactive power and improves power factor. Real power in watts (W) and reactive power in volt-amperes (VAR) are measured under steady state and transient condition and are presented in table 3

Table 3 Active and Reactive power measurement using PI, FLC and PI with FLC controller

Load Condition	Without APLC	Power measurement With APLC	
		Controller	Power (P) and Reactive Power (Q)
Steady state	P=3.907 kW Q=219 VAR	PI	P=4.039 kW Q=81 VAR
		Fuzzy	P=4.033 kW Q=72 VAR
		PI with Fuzzy	P=4.057 kW Q=75 VAR
Transient	P=4.847 kW Q=268 VAR	PI	P=4.97 kW Q=41 VAR
		Fuzzy	P=4.98 kW Q=40 VAR
		PI with Fuzzy	P=5.17 kW Q=36 VAR

The Fourier analysis of the source current is done to find magnitudes of different harmonic components and is shown in Fig 9.




Fig. 9 PI with FLC-controller based harmonics measured with respect to the magnitude under the steady state condition (a) Source current without APLC, (b) source currents with active power line conditioners

The total harmonic distortion (THD) is computed. PI with FLC based shunt APLC indicates that THD of the source current is less than 5% after compensation that is in compliance with IEEE-519 standards harmonic, shown in table 4

**Table 4 THD measurement using PI, FLC and PI with FLC controller**

Load Condition	Without APLC	THD measurement With APLC		
		PI controller	Fuzzy controller	PI with Fuzzy logic Controller
Steady state	26.28%	3.10%	2.87%	2.52%
Transient	26.37%	3.18%	2.79%	2.32%

V. CONCLUSION

Proportional-Integral in conjunction with fuzzy logic controller based Shunt APLC performs quite well and it compensates both harmonic currents and reactive power. Simulation results demonstrate that source current after compensation is sinusoidal and is in phase with source voltage. PI with FLC facilitates reduction of ripples in dc-side capacitor of the inverter. The PI, FLC and PI with FLC-controllers are investigated under both steady state and transient conditions and it is observed that PI with FLC-controllers provides superior performance in terms of compensation and settling time compared to other methods. The PI with FLC based APLC system is in compliance with the IEEE-519 standards harmonics.

REFERENCES

[1] W. K. Chang, W. M. Grady, Austin, M. J. Samotyj, Meeting IEEE-519 Harmonic Voltage and Voltage Distortion Constraints with an Active Power Line Conditioner. IEEE Trans on Power Delivery, Vol. 9, No.3, pp 1237-1244, July-1994.

[2] E. H. Watanabe, R. M. Stephan, M. Aredes, "New Concepts of Instantaneous Active and Reactive Powers in Electrical Systems with Generic Loads"- IEEE Trans. Power Delivery, Vol.8, No.2, pp.697-703 April-1993.

[3] Bhim Singh, Kamal Al-Haddad & Ambrish Chandra, "A Review of Active Filter for Power Quality Improvements" IEEE Trans on Indus.Electronics, Vol.46, No.5, pp 960-970,Oct-1999.

[4] Hirofumi Akagi, Edson Hirokazu Watanabe and Mauricio Aredes, Instantaneous power theory and applications to power conditioning. IEEE-press 2007; chapter 3-4.

[5] W.M.Grady, M.J.Samotyj, A.H.Noyola, Survey of Active Power Line Conditioning Methodologies. IEEE Trans on Power Delivery, Vol.5, No.3, pp 1536-1542.

[6] Helder J. Azevedo, Jose M. Ferreira, Antonio P. Martins, Adriano S. Carvalho, "An Active Power Filter with Direct Current Control for Power Quality Conditioning" Electric Power Components and Systems, Taylor & Francis, pp 587-601, 36:6, pp.587 — 601, 2008.

[7] Murat Kale and Engin Ozdemir, "Harmonic and reactive power compensation with shunt active power filter under non-ideal mains voltage" Electric Power Systems Research-Elsevier, 74 (2005) pp.363–370, March 2005.

[8] Brod D.M, Novotny D.M, "Current control of VSI-PWM Inverter"-IEEE Trans on Industry Appl, Vol.21, pp.562-570- July/Aug. 1985.

[9] Muhammad H.Rashod "Power Electronics-Handbook" Academic Press, an imprint of Elsevier-2004.

[10] Akira Nabae, Satoshi Ogasawara, and Hirofumi Akagi "A Novel Control Scheme for Current-Controlled PWM Inverters"- IEEE Transaction on Industry Appl,Vol 1A-22,No.4,pp 562-570,1986.

[11] Abdelmadjid Chaoui, JeanPaul Gaubert, Fateh Krim, Gerard Champenois "PI Controlled Three-phase Shunt Active Power Filter for Power Quality Improvement"- Electric Power Components and Systems, 35:1331–1344, 2007.

[12] S. Saad, L. Zellouma "Fuzzy logic controller for three-level shunt active filter compensating harmonics and reactive power" Electric Power Systems Research, Elsevier, pp.1337–1341 May-2009.

[13] S.K. Jain, P. Agrawal and H.O. Gupta "Fuzzy logic controlled shunt active power filter for power quality improvement"-IEE proc.electr.power.appl,Vol.149,No.5,pp 317-328, Sept-2002.

[14] V. S. C. Raviraj and P. C. Sen "Comparative Study of Proportional-Integral, Sliding Mode, and Fuzzy Logic Controllers for Power Converters" IEEE Tran Industry Vol 33, No. 2, pp518-524, March/Apl-1997.

[15] Karuppanan P and KamalaKanta Mahapatra "Fuzzy Logic Controlled Active Power Line Conditioners for Power quality Improvements" International Conference on Advances in Energy Conversion Technologies , pp.177-181, Jan- 2010.

[16] Marcelo Godoy Simoes, Bimal K. Bose, and Ronald J. Spiegel "Design and Performance Evaluation of a Fuzzy-Logic-Based Variable-Speed Wind Generation System" IEEE Trans on Industry Applications, Vol.33, No.4, pp.460-465, July/Aug-1997.

[17] C. N. Bhende, S. Mishra and S. K. Jain "TS-Fuzzy-Controlled Active Power Filter for Load Compensation" IEEE Trans on Power Delivery, Vol.21, No.3, pp 1459-1465, July-2006.

[18] G.K. Singh, A.K. Singh, R. Mitra "A simple fuzzy logic based robust active power filter for harmonics minimization under random load variation" science direct-Electric Power Systems Research 77 page no.1101–1111, 2007.

BIOGRAPHIES



**P.Karuppanan** received B.E in Electronics & Communication Engg from Madurai Kamraj University-India and M.E in VLSI Design from Anna University-India in 2004 and 2007 respectively. He has been with National Institute of Technology-Rourkela, India as a Research Scholar in the Dept of Electronics & communication Engineering since 2008. His research interests are power electronics applications in power quality, Analog and Digital VLSI design.



**Kamalakanta Mahapatra** received B.Tech degree with Honours in 1985 from University of Calicut, Master's in 1989 from Sambalpur University and Ph.D from Indian Institute of Technology, Kanpur in the year 2000; all in Electrical Engineering .Currently, he is a Professor in the Electronics and Communication Engineering Department of National Institute of Technology Rourkela; he assumed this position since February 2004. He is a Fellow of the Institution of Engineers (India), His research interest includes Power Electronics, Embedded Systems, FPGA based System design and VLSI Design.

# Dynamic Performance Analysis of Self-commutating PWM CSI-fed Induction Motor Drive under MATLAB Environment

S. M. Tripathi<sup>1</sup> A. K. Pandey<sup>2</sup>

**Abstract**—In this paper, an attempt has been made to investigate analytically the dynamic performance of self-commutating current source inverter-fed induction motor drive with volts/Hz control strategy. Speed and current PI regulators are used in realization of closed loop control structure of the drive system. The closed loop mathematical modeling of the complete drive system is presented in the synchronously rotating  $d^e$ - $q^e$  reference frame. The dynamic performance curves of the drive are obtained through MATLAB simulation and are discussed in detail.

**Keywords**—Current source inverter, induction motor drive, pulse width modulation (PWM), dynamic performance, V/f control.

## NOMENCLATURE

$d, q$	Direct and quadrature axes
$V_{as}, V_{bs}, V_{cs}$	Phase voltages of the PWM inverter
$V_{ds}^e$	$d$ -axis stator voltage in synchronously rotating reference frame
$i_{ds}^e$	$d$ -axis stator current in synchronous rotating reference frame
$V_{qs}^e$	$q$ -axis stator voltage in synchronously rotating reference frame
$i_{qs}^e$	$q$ -axis stator current in synchronously rotating reference frame
$i_{dr}^e$	$d$ -axis rotor current in synchronously rotating reference frame
$i_{qr}^e$	$q$ -axis rotor current in synchronously rotating reference frame
$i_{as}, i_{bs}, i_{cs}$	Line currents of PWM inverter
$I_{DC}$	DC link current
$I_{act}$	Active component of stator current
$I_{act}^*$	Reference active component of stator current
$I_{react}$	Reactive component of stator current
$I_{react}^*$	Reference reactive component of stator current
$\omega_e$	Switching frequency of the inverter
$\omega_r$	Rotor speed of the induction motor
$\omega_{ref}$	Reference speed
$\omega_{sl}$	Slip speed of the induction motor
$\omega_{sl}^*$	Reference slip speed
$I_{ref}$	Reference DC link current
$V_{inv}$	Input voltage of the inverter
$V_r$	Rectifier output voltage
$R_f$	Resistance of DC link inductor
$L_f$	Inductance of DC link inductor

$R_s$	Resistance of stator winding per phase
$L_s$	Self-inductance of stator winding per phase
$R_r$	Resistance of rotor winding per phase
$L_r$	Self inductance of rotor winding per phase
$L_m$	Mutual inductance per phase
$L_l$	$L_s L_r - L_m^2$
$C$	Capacitance per phase
$J$	Moment of inertia in kg-m <sup>2</sup>
$B$	Viscous friction coefficient
$\beta$	Pulse width of PWM rectifier
$V_{LL}$	Line-to-line input voltage of the rectifier
$P$	Number of poles
$I_c$	Instantaneous phase current of capacitor
$V_s$	Instantaneous stator phase voltage
$i_{dc}^e$	$d$ -axis capacitor current in synchronously rotating reference frame
$i_{qc}^e$	$q$ -axis capacitor current in synchronously rotating reference frame
$k_{pi}$	Proportional gain of current regulator
$k_i$	Integral gain of current regulator
$k_{ps}$	Proportional gain of speed regulator
$k_s$	Integral gain of speed regulator
$p$	Differential operator ( $d/dt$ ) or complex frequency
$k$	$\frac{\text{Maximum value of fundamental inverter line current}}{\text{DC link current}}$
$k_1$	Slope of stator active current ( $I_{act}$ ) vs. slip speed ( $\omega_{sl}$ )
$k_2$	Slope of stator reactive current vs. slip speed ( $\omega_{sl}$ )
$k_{11}$	$\frac{\text{Rated value of capacitor current per phase}}{[\text{Rated angular frequency } (\omega_c)]^2}$

## I. INTRODUCTION

The speed control of induction motors is possible over a wide range by feeding the motor through variable frequency VSI or CSI. Due to the controlled current operation of the inverter, slip-regulated CSI is preferred over VSI. The current source at the front end makes the system naturally capable of power regeneration [1]–[4]. In this paper, the closed loop scheme of self-commutating current source inverter-fed induction motor drive employing two PI regulators is presented. The selection of parameters for current and speed PI regulators of a self-commutating CSI-fed induction motor drive are made on the basis of system relative stability, frequency scanning, and transient response of the drive, as thoroughly discussed in [5].

## II. SYSTEM DESCRIPTION

The CSI-fed induction motor drive consists of a three-phase AC source, a PWM rectifier, a DC link smoothing reactor, a current-controlled inverter, a three-phase squirrel cage induction motor, and a three-phase capacitor bank, as shown in Figure 1. A fast-response speed-

The paper first received 3<sup>rd</sup> Jan 2011 and in revised form 20<sup>th</sup> May 2011.  
Digital Ref: A190711101

<sup>1</sup> Department of Electrical Engineering, Kamla Nehru Institute of Technology, Sultanpur (U.P.), India, E-mail: mani\_excel@yahoo.co.in

<sup>2</sup> Department of Electrical Engineering, M. M. M. Engineering College, Gorakhpur (U.P.), India, E-mail: akp1234@gmail.com

regulating drive can be realized by incorporating PI regulators in the feedback loops [6]–[9]. Two PI regulators are used – one in the speed feedback loop and the other in the current feedback loop. The outer speed regulator compares the reference speed and the actual rotor speed and processes the speed error to obtain the reference slip speed ( $\omega_{sl}^*$ ) which is required to estimate the reference stator active current ( $I_{act}^*$ ) and reference stator reactive current ( $I_{react}^*$ ) of the induction motor and hence, reference DC link current ( $I_{ref}$ ). It is also used in the calculation of switching frequency ( $\omega_e$ ) of the inverter. The following mathematical equations are used:

$$\omega_{sl}^* = \left( k_{p_s} + \frac{k_{i_s}}{p} \right) (\omega_{ref} - \omega_r) \quad (1)$$

$$I_{act}^* = k_1 \omega_{sl}^* + \text{constant} \quad (2)$$

$$I_{react}^* = k_2 \omega_{sl}^* + \text{constant} \quad (3)$$

$$\omega_e = \omega_r + \omega_{sl}^* \quad (4)$$

The current PI regulator is used to regulate the error between the reference DC link current and actual DC link current. The output of current PI regulator decides the pulse widths of the PWM rectifier pulses and hence, controls the output voltage of the pulse width modulated rectifier, which in turn controls the DC link current. The output voltage of the rectifier in terms of current regulator parameters is given by the following expression:

$$V_r = \left( k_{p_i} + \frac{k_{i_i}}{p} \right) (I_{ref} - I_{DC}) \quad (5)$$

The reference DC link current is determined using the equation:

$$I_{ref} = \left( \sqrt{(I_{act}^*)^2 + (I_{react}^* - I_c)^2} \right) \cdot \left( \frac{\sqrt{2}}{k} \right) \quad (6)$$

For the  $V/f$  control operation of the drive  $I_c$  may be expressed as

$$I_c = k_{11} \omega_e^2 \quad (7)$$

where,  $k_{11} = \frac{I_{c(rated)}}{(\omega_{e(rated)})^2}$

### III. MATHEMATICAL MODEL OF THE DRIVE

The modeling of the PWM CSI-fed induction motor drive is carried out in synchronously rotating reference frame for the following:

- Three-phase PWM rectifier
- Three-phase PWM inverter
- DC link
- Three-phase induction motor with load
- Three-phase capacitor bank

#### A. Three-phase PWM rectifier

The PWM rectifier output voltage depends on the number of pulses per cycle and their widths. The converter is modeled for twelve numbers of equal pulses per cycle. It leads to two pulses per  $60^\circ$  each of  $\beta$  width. The average output voltage of the PWM rectifier can be expressed as follows:

$$V_r = \frac{3\sqrt{2}}{\pi} V_{LL} \left( 4 \sin \frac{5\pi}{12} \right) \sin \frac{\beta}{2} \quad (8)$$

Since  $\beta$  is varied from 10% to 90% of  $(\pi/6)$  radians, hence,  $(\beta/2)$  is very small and it can be approximated as follows:  $\sin(\beta/2) \cong (\beta/2)$ . Therefore,

$$V_r = 5.218 V_{LL} (\beta/2) \quad (9)$$

#### B. Three-phase PWM inverter

The fundamental component of the line currents of the three-phase pulse width modulated inverter  $i_{as}$ ,  $i_{bs}$ , and  $i_{cs}$  forms a balanced set of three-phase currents with maximum value as  $I_{as(max)}$  and can be expressed as follows:

$$I_{as(max)} = k I_{DC} \quad (10)$$

where,  $k$  is obtained through Fourier analysis of inverter line current waveforms, and this is given by the following:

$$k = \frac{\text{maximum value of fundamental inverter line current}}{\text{DC link current } (I_{DC})}$$

The value of  $k$  depends on the operating frequency of the inverter and varies from 0.8485 to 0.9970 for variation in operating frequencies from 10 to 50 Hz. Since the inverter output fundamental current peak is taken along the  $q^e$  axis of the reference frame, the transformed phase current equations in the  $d^e$ - $q^e$  reference frame are as follows:




Fig. 1: Variable speed self-commutating PWM current source inverter fed induction motor drive

$$i_{0s}^e = 0 ; i_{qs}^e = kI_{DC} ; i_{ds}^e = 0 \quad (11)$$

Assuming power loss in the inverter to be negligible, *i.e.*, input power = output power, we can derive the following:

$$V_{inv} I_{inv} = v_{as} i_{as} + v_{bs} i_{bs} + v_{cs} i_{cs} = \frac{3}{2} (v_{qs}^e i_{qs}^e + v_{ds}^e i_{ds}^e) \quad (12)$$

Substituting the values of  $i_{qs}^e$ ,  $i_{ds}^e$ , and  $I_{inv}$  in terms of  $I_{DC}$ , the following equation is obtained:

$$V_{inv} = 1.5 k v_{qs}^e \quad (13)$$

### C. DC link

The rectifier output voltage  $V_r$  is the sum of the inverter input voltage  $V_{inv}$  and DC link voltage, hence

$$V_r = 1.5 k V_{qs}^e + (R_f + pL_f) I_{DC} \quad (14)$$

### D. Three-phase induction motor with load

The induction motor can be modeled in the  $d^e$ - $q^e$  reference frame using the following assumptions:

- The three-phase stator windings of the motor are balanced and sinusoidally distributed in space.
- The air gap flux is maintained at rated value.
- The motor line currents are sinusoidal due to capacitor at the motor terminals.
- The DC link current is ripple free.
- The inverter switching transients are ignored.
- There is no core loss in the motor.

The motor can be described by fourth-order matrix equation in  $d^e$ - $q^e$  reference frame as follows:

$$\begin{bmatrix} v_{qs}^e \\ v_{ds}^e \\ 0 \\ 0 \end{bmatrix} = \begin{bmatrix} R_s + pL_s & \omega_e L_s & pL_m & \omega_e L_m \\ -\omega_e L_s & R_s + pL_s & -\omega_e L_m & pL_m \\ pL_m & \omega_{sl} L_m & R_r + pL_r & \omega_{sl} L_r \\ -\omega_{sl} L_m & pL_m & -\omega_{sl} L_r & R_r + pL_r \end{bmatrix} \begin{bmatrix} i_{qs}^e \\ i_{ds}^e \\ i_{qr}^e \\ i_{dr}^e \end{bmatrix} \quad (15)$$

The electromagnetic torque equation of the motor is expressed as follows:

$$T_e = \frac{3}{2} \cdot \frac{P}{2} \cdot L_m (i_{qs}^e i_{dr}^e - i_{qr}^e i_{ds}^e) \quad (16)$$

The equation of motion of the drive is given by the following:

$$T_e = T_l + J \frac{d\omega_r}{dt} + B\omega_r \quad (17)$$

The load torque equation is expressed as

$$T_l = T_{Lr} (\omega_r / \omega_{base}) \quad (18)$$

### E. Three-phase capacitor bank

The capacitor current is related to the stator voltage of the induction motor, as shown below:

$$i_c = C \frac{dv_s}{dt} \quad (19)$$

Transforming (19) in the synchronously rotating reference frame  $d^e$ - $q^e$ , we have the following:

$$(i_{dc}^e \cos \omega_e t - i_{qc}^e \sin \omega_e t) = C \frac{d}{dt} (v_{ds}^e \cos \omega_e t - v_{qs}^e \sin \omega_e t) \quad (20)$$

Differentiating (20) and comparing the terms on both sides,  $d$ -axis and  $q$ -axis currents are expressed as follows:

$$i_{dc}^e = C (pv_{ds}^e - \omega_e v_{qs}^e) \quad (21)$$

$$i_{qc}^e = C (pv_{qs}^e + \omega_e v_{ds}^e) \quad (22)$$

## IV. DYNAMIC PERFORMANCE ANALYSIS

A three-phase capacitor bank of 150  $\mu$ F per phase is preferred at the motor terminals for the near sinusoidal current over a wide range of operating frequency [6]. The dynamic performance of the drive is investigated through MATLAB simulation by implementing the designed values of regulator parameters and using the mathematical model of the drive along with analyzing the current and speed transient responses of the drive for the following cases:

1. Start-up
2. Decrease in load torque
3. Increase in load torque
4. Speed deceleration
5. Speed acceleration
6. Speed acceleration and decrease in load torque
7. Speed deceleration and increase in load torque
8. Speed deceleration and decrease in load torque
9. Speed acceleration and increase in load torque
10. Speed reversal

The current and speed responses of the drive employing aforesaid transient conditions one by one each after an interval of 10 seconds are shown in Figure 2. However, the dynamic performance of the drive can be analyzed well by considering the speed and current responses of the drive separately for each transient condition as depicted in Figures 3-4.




Fig. 2: Speed and current responses of the drive employing different transient conditions each after an interval of 10 seconds.




Fig. 3: Speed responses of the drive separately for each transient case.




Fig. 4: Current responses of the drive separately for each transient case.

*Case-1: Start-up*

Initially the motor is at stand still. A step speed command of rated value (298.29 rad/s) from standstill is furnished. Speed PI regulator sets the speed of the rotor at the reference speed selected without exceeding the permissible over shoot limit of the speed in 3.24 seconds as depicted in Figure 3 (case-1). The DC link current corresponding to rotor speed (298.29 rad/s) and load torque (1.31 N-m) is realized 5.506 A as shown in Figure 4 (case-1).

*Case-2: Decrease in load torque*

The load torque on the motor running at 298.29 rad/s is reduced to 1.00 N-m immediately after 10 seconds and as a result the rotor speed tends to increase but it again settles to 298.29 rad/s in 3.19 seconds as depicted in Figure 3 (case-2). The steady-state value of the DC link current corresponding to rotor speed (298.29 rad/s) and load torque (1.00 N-m) decreases to 5.068 A as shown in Figure 4 (case-2).

*Case-3: Increase in load torque*

The load torque on the motor running at 298.29 rad/s is now increased to 1.31 N-m immediately after 20 seconds and as a result the rotor speed tends to decrease but it again settles to 298.29 rad/s in 3.21 seconds as shown in Figure 3 (case-3).

It can be observed from Figure 4 (case-3) that the DC link current corresponding to rotor speed (298.29 rad/s) and load torque (1.31 N-m) acquires the same steady-state value (5.506 A) as in the case-1.

*Case-4: Speed deceleration*

The reference speed of the motor running at 298.29 rad/s is changed to 200 rad/s immediately after 30 seconds and the motor in turn starts decelerating and settles to 200 rad/s in 3.17 sec. as shown in Figure 3 (case-4). The steady-state value of the DC link current corresponding to rotor speed (200 rad/s) and load torque (1.31 N-m) decreases to 2.087 A as depicted in Figure 4 (case-4).

*Case-5: Speed acceleration*

The reference speed of the motor running at 200 rad/s is changed to 250 rad/s immediately after 40 seconds and the motor in turn starts accelerating and settles to 250 rad/s in 3.69 seconds as shown in Figure 3 (case-5). The steady-state value of the DC link current corresponding to rotor speed (250 rad/s) and load torque (1.31 N-m) increases to 3.340 A as depicted in Figure 4 (case-5).

*Case-6: Speed acceleration and decrease in load torque*

The reference speed of the motor running at 250 rad/s is changed to 298.29 rad/s and the load torque on the motor is decreased to 1.00 N-m together immediately after 50 seconds and as a result the rotor speed starts accelerating and it settles to 298.29 rad/s in 2.87 seconds as depicted in Figure 3 (case-6).

It can be observed from Figure 4 (case-6) that the DC link current corresponding to rotor speed (298.29 rad/s) and load torque (1.00 N-m) acquires the same steady-state value (5.068 A) as in the case-2.

*Case-7: Speed deceleration and increase in load torque*

The reference speed of the motor running at 298.29 rad/s is changed to 250 rad/s and the load torque on the motor is increased to 1.85 N-m together immediately after 60 seconds and as a result the rotor speed starts decelerating and it settles to 250 rad/s in 3.65 seconds as depicted in Figure 3 (case-7). It can be observed from Figure 4 (case-7) that the steady-state value of the DC link current corresponding to rotor speed (250 rad/s) and load torque (1.85 N-m) decreases to 4.023 A, though this value is higher than the steady-state value of case-5 on account of increased load torque.

*Case-8: Speed deceleration and decrease in load torque*

The reference speed of the motor running at 250 rad/s is changed to 200 rad/s and the load torque on the motor is decreased to 1.00 N-m together immediately after 70 seconds and as a result the rotor speed starts decelerating with an early swing and it settles to 200 rad/s in 3.43 seconds as depicted in Figure 3 (case-8). It can be observed from Figure 4 (case-8) that the DC link current corresponding to rotor speed (200 rad/s) and load torque (1.00 N-m) decreases to 1.689 A, which is lower than the steady-state value of case-4 on account of decreased load torque.

*Case-9: Speed acceleration and increase in load torque*

The reference speed of the motor running at 200 rad/s is changed to 298.29 rad/s and the load torque on the motor is increased to 1.85 N-m together immediately after 80 seconds and as a result the rotor speed starts accelerating with a relatively tiny early swing and it settles to 298.29 rad/s in 3.02 seconds as depicted in Figure 3 (case-9). It can be observed from Figure 4 (case-9) that the DC link current corresponding to rotor speed (298.29 rad/s) and load torque (1.85 N-m) increases to 6.230 A, which is the highest among the steady-state values of the cases – 1, 2, 3 and 6 on account of very high load torque.

*Case-10: Speed reversal*

Figure 3 (case-10) shows the response of the motor drive to the reversal of speed. The motor is running stably at positive set reference speed of rated value (298.29 rad/s) and immediately after 90 seconds the set speed is changed to -298.29 rad/s. In response to this change, the speed regulator is actuated and the drive system control structure implements the braking at controlled frequencies followed by its reverse motoring up to the set reference speed in 3.84 seconds. It can be seen from Figure 4 (case-10) that the DC link current corresponding to rotor speed (-298.29 rad/s) and load torque (1.85 N-m) attains the previous steady-state value (6.230 A).

As summarized in Table-1, the DC link current and drive settling time corresponding to different transient conditions stated aforesaid, it is found that the steady-state value of the DC link current is increased / decreased with increase / decrease in motor speed and / or in load torque. The speed PI regulator maintains the speed to its set reference value for variation in the load torque within the prescribed limit. The speed settling takes place in the time duration 2.87-3.84 seconds. The dynamic performance

curves and facts in Table-1 show the effectiveness of speed and current PI regulators.

**Table-1: Summary of different cases**

Case	Step-change in Reference Speed (rad/s)		Step-change in Load Torque (N-m)		DC Link Current (A)	Drive Settling Time (s)
	From	To	From	To		
1	0	298.29		1.31	5.506	3.24
2		298.29	1.31	1.00	5.068	3.19
3		298.29	1.00	1.31	5.506	3.21
4	298.29	200		1.31	2.087	3.17
5	200	250		1.31	3.340	3.69
6	250	298.29	1.31	1.00	5.068	2.87
7	298.29	250	1.00	1.85	4.023	3.65
8	250	200	1.85	1.00	1.689	3.43
9	200	298.29	1.00	1.85	6.230	3.02
10	298.29	-298.29		1.85	6.230	3.84

## V. CONCLUSIONS

A closed-loop scheme incorporating speed and current PI regulators of the V/Hz controlled PWM self-commutating CSI-fed induction motor drive has been discussed. A mathematical model of the induction motor drive has been developed by considering different sections of the model to investigate the dynamic performance of the drive system. The exploration of the dynamic response curves obtained through MATLAB simulation has confirmed that the control structure of the drive takes care of transients in a proper time. It is also observed that the level of the transient current never exceeds the permissible value. Therefore, it is concluded that the motor control scheme takes care of the over current of the inverter devices. The proposed scheme has confirmed that there are quick and instantaneous changes in the DC link currents in accordance with any disturbances in the reference speed / load torque thereby provides fast response of the drive system.

## APPENDIX

### Name plate ratings of induction motor

1 hp, three-phase, 400 V, 50 Hz, 4-pole, 1425 rpm, star

### Induction motor parameters

$$R_s = 3.520 \Omega \quad R_r = 2.780 \Omega \quad L_s = 0.165 \text{ H}$$

$$L_r = 0.165 \text{ H} \quad L_m = 0.150 \text{ H} \quad J = 0.01289 \text{ kg-m}^2$$

### DC link parameters

$$R_f = 0.250 \Omega, \quad L_f = 0.040 \text{ H}$$

## REFERENCES

- [1] P. Agarwal and V. K. Verma, "Performance Evaluation of Current Source Inverter-fed Induction Motor Drive", Journals of Institution of Engineers, Vol.72, pp. 209-217, February 1992.
- [2] P.N. Enjeti, P.D. Ziogas and J.F. Lindsay, "Programmed PWM Technique to Eliminate Harmonics: A Critical Evaluation", IEEE Transactions on Industry Applications, Vol. 26, No. 2, pp. 302-315, March/April 1990.
- [3] S.R. Bowes and R.I. Bullough, "Optimal PWM Microprocessor Controlled Current Source Inverter Drives", IEEE Proceedings, Vol. 135, Pt. B, No. 2, pp. 59-75, March 1988.
- [4] Y. Xiao, B. Wu, S. Rizzo and R. Sotuden, "A Novel Power Factor Control Scheme for High Power GTO Current Source Converter", Conference Record IEEE-IAS, pp. 865-869, 1996.
- [5] A.K. Pandey and S.M. Tripathi, "Determination of Regulator Parameters and Transient Analysis of Modified Self-commutating CSI-fed IM Drive", Journal of Electrical Engineering and Technology, Korean Institute of Electrical Engineers, Vol. 6, No. 1, pp. 48-58, January 2011.
- [6] A.K. Pandey, Pramod Agarwal and V.K. Verma, "Optimal Capacitor Selection for Modified Self-commutated CSI-fed Induction Motor Drive", IEEE ISIE 2006, Montreal, Quebec, Canada, pp. 1166-1171, July 9-12, 2006.
- [7] P. Agarwal and V.K. Verma, "Parameter Coordination of Microcomputer Controlled CSI-fed Induction Motor Drive", IE (I) Journal – EL, Vol. 88, pp. 25-34, December 2007.
- [8] Pramod Agarwal, V.K. Verma and A.K. Pandey, "Performance Evaluation of a Self-commutating CSI-fed Induction Motor Drive for Different Operating Conditions, IETE Journal of Research, Vol. 54, Issue 4, pp. 227-238, July/Aug. 2008.
- [9] Pramod Agarwal, A.K. Pandey and V.K. Verma, "Performance Investigation of Modified Self-commutated CSI-fed Induction Motor Drive, Asian Power Electronics Journal, Vol. 3, No. 1, pp. 21-29, Sept 2009.

## BIOGRAPHIES



**Saurabh Mani Tripathi** is presently working as Assistant Professor of Electrical Engineering at Kamla Nehru Institute of Technology, Sultanpur, (U.P.), India. He obtained his B.Tech. degree in Electrical and Electronics Engineering in 2006 and did his M.Tech. in Power Electronics and Drives in 2009 from U.P. Technical University, Lucknow. He has published several research papers and authored several books on modern

control system and basic system analysis. His areas of interest include electrical machines, control systems, power electronics, and electric drives.



**Ashok Kumar Pandey** received his Ph.D. degree in Electrical Engineering from Indian Institute of Technology, Roorkee in 2003. He did his M.Tech. in Power Electronics, Electrical Machines and Drives from Indian Institute of Technology, Delhi in 1995. Currently, he is working as an Associate Professor with the Department of Electrical Engineering at M.M.M. Engineering College, Gorakhpur, (U.P.), India. His areas of interest include

power electronics, electrical machines, and drives. He is a fellow of Institution of Engineers (IE), India and Institution of Electronics and Telecommunication Engineers (IETE), India.

# Voltage Sag Restorer with Diode-Clamped Multilevel Bridge

K. Ding<sup>1</sup>, K. W. E. Cheng<sup>2</sup>, S. L. Ho<sup>3</sup>, K. P. Wong<sup>4</sup>, S. X. Wang<sup>5</sup>

**Abstract**—Voltage sag restorer is developed using a multi-level diode clamped inverter with a number of series-connected bulk capacitor for different voltage level. Although the multilevel circuit has more component count than the two-level circuit it is more suitable for high voltage applications. The restorer is bypassed under normal operating conditions and is connected to the load depending upon voltage sag detection. The switches of the inverter are controlled by PWM signals. In the paper the operation of the multilevel circuit is simulated in SABER to study the operating capability of the multilevel inverter. A comparative study between the traditional two-level circuit and the proposed multilevel circuit is provided to highlight the performance of the multilevel circuit. The proposed topology is designed, tested and confirmed by experimental results. The proposed circuit can eliminate the conventional problem of filter and the dynamic performance is excellent. Overall performance of the circuit is satisfactory.

**Index Terms**—Voltage sag, Power interruption, Power system, Diode-Clamped, Multilevel

## I. INTRODUCTION

The reliability for the recent years for the power distribution has been significantly improved to prevent the power interruption by power electronic converter systems [1, 2]. Besides the electromagnetic interference and harmonics, the voltage sags are also the most common power disturbance and power quality problems [2-14]. The voltage sags are caused by faults on adjacent lines or starting of motors. This is getting more important nowadays because of the sensitivity of the high speed computer controlled equipment. The non-zero impedance of a power grid causes voltage drop at the point where the load is connected. Usually, these drops are very small such that the voltage remains within normal ranges [15]. But under heavy load condition where there is a large increase in current, or when the impedance of the system is high, a significant voltage drop may occur. Such voltage variations are not desirable for sensitive loads[8, 16]. Voltage sags are defined as a decrease in root mean square (rms) voltage at the power frequency. Voltage sag is not a complete interruption of power but a momentary drop in the magnitude of the voltage. It is a temporary drop below 90 percent of the nominal voltage level. Most voltage sags do not go below 50 percent of the nominal voltage, and they normally last from 3 to 10 cycles—or 50 to 170 milliseconds[3]. Sags do not generally disturb incandescent or fluorescent lighting, motors, or heaters.

The paper was published in International Conference Power Electronics Systems and Applications 2009, and it is now invited and revised for publication in APEJ.

Digital Ref: A190711DVR

<sup>1,2,3,4,5</sup> Department of Electrical Engineering, Hong Kong Polytechnic University, Hong Kong, China.

E-mail: eekding@polyu.edu.hk, eecheng@polyu.edu.hk,

eesho@polyu.edu.hk, eekpwong@polyu.edu.hk, eewsx@inet.polyu.edu.hk




Fig. 1. Single-phase voltage sag restorer with multilevel diode-clamped bridge (a) Three-level (b) Five-level circuit

However, some electronic equipment lacks sufficient internal energy storage and, therefore, cannot ride through sags in the supply voltage [15].

Power conversion solution has been used recently to mitigate sags. They are for examples designing inverter drives for process equipment to be more tolerant of voltage fluctuations or the installation of voltage correction devices. Survey has found that the installation of voltage sag restorer is a better solution rather than to develop a high performance front-end converter for each sensitive equipment. The device is also called a dynamic voltage restorer (DVR) [17]. DVR is one of the custom power devices capable of protecting sensitive loads from all supply-side disturbances. Numerous circuit topologies and methods are available for DVR[2, 5, 6, 8-11, 13, 17-36]. DVR is different from uninterruptible power supply because UPS has to handle the full power for the sensitive equipment, whereas DVR is only to handle the reduced power from the nominal value. Therefore it is more cost effective and usually has higher dynamic performance. It also only needs to operate

when needed rather than like the UPS which is needed to online all the times. The main limitation of some of the solutions is the use of 50 Hz interfacing transformer. As a result the power electronics circuits are limited in application by presence of low frequency transformer, which must be able to handle full rated power[37]. In order to address this issue, dynamic voltage sag correctors(DySC) without an interfacing transformer are proposed[32, 37, 38]. The topology is derived from a voltage boost circuit and is small in size and weight. The standard DySC products, up to 500-kVA modules, do not include a series transformer, and include little energy storage. The topology is also different from the single inverter with transformer that is used properly in wind power generation [39] For high voltage application, the switches with high voltage rating have to be used in such circuits. In this paper, a single-phase voltage sag restorer with multilevel diode-clamped bridge is proposed by which the circuit can be used at high voltage but with switches of low voltage rating. Subharmonic PWM modulation method used for multilevel converters is employed for controlling the power switches in the circuit. Simulation results are provided to validate the feasibility of the proposed concept. The diode-clamped multilevel bridge inverter circuit is discussed in II, operation of the voltage sag restorer is presented in III, and simulation results are given in IV followed by experimental results and conclusions.

II. DIODE-CLAMPED MULTILEVEL BRIDGE

A. Diode-Clamped multilevel converter

The schematic of a single phase Diode-clamped multilevel converter is shown in Fig. 2. In general, the output voltage of a given multilevel converter can be calculated from (1) as:

$$V_o = (S - \frac{n-1}{2})E \tag{1}$$




Fig. 2 Diode-clamp multilevel bridge

where  $V_o$  is the output voltage of the multilevel converter,  $n$  is the number of the output levels;  $S$  is the switching state that

ranges from 0 to  $n-1$ .  $E$  is the minimum voltage level the multilevel converter can generate.

Assuming the DC bus voltage of the converter is  $2E$ , it can be easily found from Fig. 2, that when  $T_{11}, T_{12}$  are on  $T_{13}, T_{14}$  are off or  $T_{12}, T_{13}$  are on  $T_{11}, T_{14}$  are off or  $T_{11}, T_{12}$  off  $T_{13}, T_{14}$  on, the output voltage of  $V_o$  is  $+E, 0, -E$ , respectively. So the “S” ranges from 0, 1, 2 and three voltage levels can be synthesized.

B. Subharmonic PWM method

Subharmonic PWM is a conventional control method suitable for multilevel converter. The control principle of the SHPWM method is to compare several triangular carrier signals with only one sinusoidal reference signal per phase. For example, in an  $n$ -level inverter,  $n-1$  triangular carrier signals of the same frequency  $f_c$  and the same peak-to-peak amplitude  $A_c$ , are disposed such that the bands they occupy are contiguous.




Fig. 3 Principle of Subharmonic PWM method.

The zero reference is placed in the middle of the carrier set. The modulation wave is a sinusoid of frequency  $f_m$  and amplitude  $A_m$ . At every instant, each carrier is compared with the modulation waveform generating the gating signal for the switches in the respective levels. Comparison of the respective triangular signals with the sine signal results in switching on of the devices if the reference signal is greater than the triangular carrier assigned to that device level; otherwise, the device is turned off. For example, in a nine-level inverter shown in Fig. 4, eight triangular carriers are compared with a sinusoid modulation waveform as shown in Fig. 3.

Whenever  $V_{sin} > V_{tri+4}$  the switching state  $S$  is 8 resulting in an output voltage of  $V_{ac}$  equal to  $+4E$ , and whenever  $V_{tri+4} > V_{sin} > V_{tri+3}$ , the switching state  $S$  is 7 resulting in  $V_{ac}$  equal to  $+3E$  and so on. On the other hand when  $V_{sin} < V_{tri-4}$ , the switching state  $S$  is 0 and the output voltage  $V_{ac}$  is  $-4E$ . Thus different switching combination can be selected according to the switching state “S” to generate different voltage levels. The pattern generation is simple and can be easily to be implemented.

### III. VOLTAGE SAG RESTORER WITH MULTILEVEL DIODE-CLAMPED BRIDGE

The voltage sag restorer proposed here is similar to the conventional voltage sag restorer but for the use of multilevel half-bridge diode-clamped inverter. As shown in Fig. 1, the single phase voltage sag restorer is derived from voltage

doubler [20, 32, 33, 37, 38] and a half-bridge multilevel diode-clamped inverter. The inverter is configurable to work in voltage boost or bypass mode, and is capable of providing 100% step-up to the ac grid voltage. Under normal working conditions, the anti-parallel SCRs are closed, and a normal line voltage is provided directly from the input line. When any voltage sag is detected, the SCRs are opened and the multilevel inverter bridge is controlled to resurrect the voltage to the load.




Fig. 4: Schematic of the main circuit of the proposed system

### IV. SIMULATION VERIFICATION

The proposed DVR system based on three-level diode-clamped inverter bridge is simulated using the mixed-mode circuit simulation SABER program for a 2kVA load to verify the effectiveness of the proposed technique. A simulation model of the system shown in Fig. 1(a) is carried out. The schematic of the model is shown in Fig. 4 and the control circuit is shown in Fig.5. The voltage sag detection is implemented in the RMS voltage detection block as in Fig. 6.

The main parameters used in the simulation are given as:  $C_1=C_2=4700\mu\text{F}$ ,  $L_s=5\text{mH}$ ,  $C_s=10\mu\text{F}$  and the switching frequency  $f_s$  is 10 kHz. Fig. 7 illustrates the voltage restoration

performances of the three levels DVR system during source-side single-phase voltage sag. For duration of voltage sag of 0.25s, and the voltage is dipped from 310V to 180V, the output voltage is able to be maintained at constant 300V peak. There is a little transient of less than 3% of voltage transient, but the overall performance is highly satisfactory. Measured three-level PWM output voltage and inverter output are shown in Fig. 8. The measured driving signals and DC-link capacitor voltage are shown in Fig. 9 and Fig. 10 respectively.

It can be seen that there are voltage decrease gradually due to the voltage sag, and it returns to 310V at  $t=0.5\text{s}$ . Each capacitor voltage in the multi-level will also experience such variation and the proposed converter can also compensate for the voltage sag and provide constant output voltage.




Fig. 5: Schematic of the control circuit of the proposed system




Fig 6: RMS voltage detection block




Fig. 7: Measured source-side single-phase voltage and the output voltage across load (2kVA).  
Upper: source-side single-phase voltage, vgrid; Lower: output voltage, vout.




Fig. 8: Measured three-level PWM voltage and inverter output voltage  
Upper: inverter three-level PWM voltage; Lower: inverter output voltage




Fig. 9: Measured gate driving signals of switches in diode-clamped inverter bridge, PWM1~PWM4




Fig. 10: Measured DC-link capacitor voltage  
Upper: DC voltage across lower capacitor; lower: DC voltage across upper capacitor

## V. EXPERIMENTAL VALIDATION

A multilevel diode-clamped inverter based DVR system is developed in the Lab. The experimental result is given in Fig. 11. The input voltage drops to 50% of the nominal voltage with the sag duration of 500ms. The output voltage is not affected by the voltage sag during the sag duration as shown in CH 1.




Fig. 11: 1-Phase, 50%, 25cycle voltage Sag, 50Hz,  
CH1: Output Voltage, 400V/Div, CH2: Input Voltage, 400V/Div,  
CH3: Voltage Sag Signal, 10V/Div, Time Base: 100ms/Div

## VI. CONCLUSION

A multilevel diode-clamped inverter based DVR system is proposed in this work. The circuit is derived from the multi-level concept for the inverter and is applied to the voltage sag compensation. In the circuit, the dc-bus voltage is split into several levels by series-connected bulk capacitors with neutral at the mid point. The advantages of the proposed topology when compared with two-level topology are: 1) Voltage stress across IGBT is reduced by half; 2) it can result in higher voltage levels; 3) Resulting in smaller size filter due to reduced harmonic content; 4) Suitable for high voltage application with lower rating switches such as for 10kV power transmission line. The disadvantages of the proposed topology are: 1) Higher component count; 2) Complicated control and large package layout. Also, the proposed topology is designed, simulated, tested and is used to verify the proposed circuit. Both simulation and experimental results are confirmed the successful operation of the proposed circuit.

## REFERENCES

[1] W. Bingsen and G. Venkataramanan, "Dynamic Voltage Restorer Utilizing a Matrix Converter and Flywheel Energy Storage", *IEEE Transactions on Industry Applications*, vol. 45, pp. 222-231, 2009.  
[2] K. W. E. Cheng, S. L. Ho, K. P. Wong, T. K. Cheung, and Y. L. Ho, "Examination of square-wave modulated voltage dip restorer and its

harmonics analysis", *IEEE Transactions on Energy conversion*, vol. 21, pp. 759-766, 2006.  
[3] Power Quality, Platts Research & Consulting, McGraw Hill Co., 2004, <http://www.weenergies.com/powerquality/voltagesags.pdf>.  
[4] C. Meyer, R. W. De Doncker, L. Yun Wei, and F. Blaabjerg, "Optimized Control Strategy for a Medium-Voltage DVR, Theoretical Investigations and Experimental Results", *IEEE Transactions on Power Electronics*, vol. 23, pp. 2746-2754, 2008.  
[5] T. Jimichi, H. Fujita, and H. Akagi, "Design and Experimentation of a Dynamic Voltage Restorer Capable of Significantly Reducing an Energy-Storage Element", *IEEE Transactions on Industry Applications*, vol. 44, pp. 817-825, 2008.  
[6] C. N.-m. Ho, H. S. H. Chung, and K. T. K. Au, "Design and Implementation of a Fast Dynamic Control Scheme for Capacitor-Supported Dynamic Voltage Restorers", *IEEE Transactions on Power Electronics*, vol. 23, pp. 237-251, 2008.  
[7] L. Chi-Seng, W. Man-Chung, and H. Ying-Duo, "Voltage Swell and Overvoltage Compensation With Unidirectional Power Flow Controlled Dynamic Voltage Restorer", *IEEE Transactions on Power Delivery*, vol. 23, pp. 2513-2521, 2008.  
[8] H. K. Al-Hadidi, A. M. Gole, and D. A. Jacobson, "A Novel Configuration for a Cascade Inverter-Based Dynamic Voltage Restorer With Reduced Energy Storage Requirements", *IEEE Transactions on Power Delivery*, vol. 23, pp. 881-888, 2008.  
[9] H. K. Al-Hadidi, A. M. Gole, and D. A. Jacobson, "Minimum Power Operation of Cascade Inverter-Based Dynamic Voltage Restorer", *IEEE Transactions on Power Delivery*, vol. 23, pp. 889-898, 2008.  
[10] L. Yun Wei, L. Poh Chiang, F. Blaabjerg, and D. M. Vilathgamuwa, "Investigation and Improvement of Transient Response of DVR at Medium Voltage Level", *IEEE Transactions on Industry Applications*, vol. 43, pp. 1309-1319, 2007.  
[11] L. Yun Wei, D. Mahinda Vilathgamuwa, L. Poh Chiang, and F. Blaabjerg, "A Dual-Functional Medium Voltage Level DVR to Limit Downstream Fault Currents", *IEEE Transactions on Power Electronics*, vol. 22, pp. 1330-1340, 2007.  
[12] L. Yun Wei, D. Mahinda Vilathgamuwa, F. Blaabjerg, and L. Poh Chiang, "A Robust Control Scheme for Medium-Voltage-Level DVR Implementation", *IEEE Transactions on Industrial Electronics*, vol. 54, pp. 2249-2261, 2007.  
[13] L. Yun Wei, F. Blaabjerg, D. M. Vilathgamuwa, and L. Poh Chiang, "Design and Comparison of High Performance Stationary-Frame Controllers for DVR Implementation", *IEEE Transactions on Power Electronics*, vol. 22, pp. 602-612, 2007.  
[14] R. Naidoo and P. Pillay, "A new method of voltage sag and swell detection", *IEEE Transactions on Power Delivery*, vol. 22, pp. 1056-1063, 2007.  
[15] Power Quality Standards, "<http://www.powerstandards.com/>".  
[16] K. Ding, K.W.E.Cheng, X.D.Xue, B.P.Divakar, C.D.Xu, Y.B.Che, D.H.Wang, and P.Dong, "A Novel Detection Method for Voltage Sags" presented at 2nd International Conference on Power Electronics Systems and Applications Proceedings, Hong Kong, Nov 13-14, 2006.  
[17] C. Fitzer, M. Barnes, and P. Green, "Voltage sag detection technique for a dynamic voltage restorer", *IEEE Transactions on Industry Applications*, vol. 40, pp. 203-212, 2004.  
[18] P. Roncero-Sanchez, E. Acha, J. E. Ortega-Calderon, V. Feliu, and A. Garcia-Cerrada, "A Versatile Control Scheme for a Dynamic Voltage Restorer for Power-Quality Improvement", *IEEE Transactions on Power Delivery*, vol. 24, pp. 277-284, 2009.  
[19] S. A. Saleh, C. R. Moloney, and M. A. Rahman, "Implementation of a Dynamic Voltage Restorer System Based on Discrete Wavelet Transforms", *IEEE Transactions on Power Delivery*, vol. 23, pp. 2366-2375, 2008.  
[20] A. Prasai and D. M. Divan, "Zero-Energy Sag Correctors - Optimizing Dynamic Voltage Restorers for Industrial Applications", *IEEE Transactions on Industry Applications*, vol. 44, pp. 1777-1784, 2008.  
[21] W. Bingsen, G. Venkataramanan, and M. Illindala, "Operation and control of a dynamic voltage restorer using transformer coupled H-bridge converters", *IEEE Transactions on Power Electronics*, vol. 21, pp. 1053-1061, 2006.  
[22] J. G. Nielsen and F. Blaabjerg, "A detailed comparison of system topologies for dynamic voltage restorers", *IEEE Transactions on Industry Applications*, vol. 41, pp. 1272-1280, 2005.

- [23] M. J. Newman, D. G. Holmes, J. G. Nielsen, and F. Blaabjerg, "A dynamic voltage restorer (DVR) with selective harmonic compensation at medium voltage level," *IEEE Transactions on Industry Applications*, vol. 41, pp. 1744-1753, 2005.
- [24] E. K. Sng, S. S. Choi, and D. M. Vilathgamuwa, "Analysis of series compensation and DC-link voltage controls of a transformerless self-charging dynamic voltage restorer," *IEEE Transactions on Power Delivery*, vol. 19, pp. 1511-1518, 2004.
- [25] L. Poh Chiang, D. M. Vilathgamuwa, T. Seng Khai, and H. L. Long, "Multilevel dynamic voltage restorer," *IEEE Power Electronics Letters*, vol. 2, pp. 125-130, 2004.
- [26] J. G. Nielsen, M. Newman, H. Nielsen, and F. Blaabjerg, "Control and testing of a dynamic voltage restorer (DVR) at medium voltage level," *IEEE Transactions on Power Electronics*, vol. 19, pp. 806-813, 2004.
- [27] A. Ghosh, A. K. Jindal, and A. Joshi, "Design of a capacitor-supported dynamic voltage restorer (DVR) for unbalanced and distorted loads," *IEEE Transactions on Power Delivery*, vol. 19, pp. 405-413, 2004.
- [28] A. Florio, A. Mariscotti, and M. Mazzucchelli, "Voltage sag detection based on rectified voltage processing," *IEEE Transactions on Power Delivery*, vol. 19, pp. 1962-1967, 2004.
- [29] D. M. Vilathgamuwa, A. A. D. R. Perera, and S. S. Choi, "Voltage sag compensation with energy optimized dynamic voltage restorer," *IEEE Transactions on Power Delivery*, vol. 18, pp. 928-936, 2003.
- [30] C. Po-Tai, H. Chian-Chung, P. Chun-Chiang, and S. Bhattacharya, "Design and implementation of a series voltage sag compensator under practical utility conditions," *IEEE Transactions on Industry Applications*, vol. 39, pp. 844-853, 2003.
- [31] C. Li, T. Tayjasant, W. Xu, and X. Liu, "Method for voltage-sag-source detection by investigating slope of the system trajectory," *IEE Proceedings- Generation, Transmission and Distribution*, vol. 150, pp. 367-372, 2003.
- [32] D. Divan, A. Bendre, W. Kranz, and R. Schneider, "Dual source dynamic sag correctors-a cost effective topology for enhancing the reliability of dual source systems," presented at Industry Applications Conference, 2003. 38th IAS Annual Meeting.
- [33] A. Bhadkamkar, A. Bendre, R. Schneider, W. Kranz, and D. Divan, "Application of zig-zag transformers in a three-wire three-phase dynamic sag corrector system," presented at IEEE 34th Annual Power Electronics Specialist Conference, 2003.
- [34] M. Vilathgamuwa, A. A. D. Ranjith Perera, and S. S. Choi, "Performance improvement of the dynamic voltage restorer with closed-loop load voltage and current-mode control," *IEEE Transactions on Power Electronics*, vol. 17, pp. 824-834, 2002.
- [35] V. K. Ramachandaramurthy, C. Fitzer, A. Arulampalam, C. Zhan, M. Barnes, and N. Jenkins, "Control of a battery supported dynamic voltage restorer," *IEE Proceedings- Generation, Transmission and Distribution*, vol. 149, pp. 533-542, 2002.
- [36] B. H. Li, S. S. Choi, and D. M. Vilathgamuwa, "Transformerless dynamic voltage restorer," *IEE Proceedings- Generation, Transmission and Distribution*, vol. 149, pp. 263-273, 2002.
- [37] D. M. Divan, Dynamic Voltage Sag Correction, U. S. Patent 6 118 676, Sep. 2000.
- [38] W. E. Brumsickle, R. S. Schneider, G. A. Luckjiff, D. M. Divan, and M. F. McGranaghan, "Dynamic sag correctors: cost-effective industrial power line conditioning," *IEEE Transactions on Industry Applications*, vol. 37, pp. 212-217, 2001.
- [39] Ramirez, D.; Martinez, S.; Platero, C.A.; Blazquez, F.; de Castro, R.M., "Low-Voltage Ride-Through Capability for Wind Generators Based on Dynamic Voltage Restorers", *IEEE Transactions on Energy Conversion*, Vol 26, Issue 1, 2011, pp. 195-203.

## BIOGRAPHIES



in electric power system and computer simulation.

**Kai Ding** obtained the B.E., M.E., and Ph.D. degrees from Department of Electrical & Electric Engineering, Huazhong University of Science and Technology, Wuhan, China, in 1998, 2001, and 2004, respectively. At present, he is a Research Fellow in Power Electric Research Centre of Department of Electrical Engineering, Hong Kong Polytechnic University. His research interests include multilevel converters, fuel cell technique, electrical vehicle, battery management system, dynamic voltage restorer, power electronics applications




University, Faculty Engineering Industrial and Engineering Services Grant Achievement Award (2006) and Brussels Innova Energy Gold medal with Mention (2007), Consumer Product Design Award (2008), Electric vehicle team merit award of the Faculty (2009). He has published over 250 papers and 7 books. He is now the professor and director of Power Electronics Research Centre of the university. His research interests are all aspects of power electronics, motor drives, EMI, electric vehicle and energy saving.

**K.W.E.Cheng** (M'90-SM'06) obtained his BSc and PhD degrees both from the University of Bath in 1987 and 1990 respectively. Before he joined the Hong Kong Polytechnic University in 1997, he was with Lucas Aerospace, United Kingdom as a Principal Engineer and led a number of power electronics projects

He received the IEE Sebastian Z De Ferranti Premium Award (1995), outstanding consultancy award (2000), Faculty Merit award for best teaching (2003) from the

**S.L. Ho** obtained both his BSc (first class honours) and PhD degrees in Electrical Engineering from the University of Warwick. When he was reading for his PhD degree he also worked as a part-time project engineer at the Glynwed Central Resources Unit. He produced a number of patents in patient support systems during his research studies. The product was also commercialised and licensed world-wide by the time he finished his PhD studies.



He then joined the then Hong Kong Polytechnic as Assistant Lecturer and is currently the Head of the Department and Chair Professor in Electricity Utilisation.



**Kit Po Wong** was a graduate of Hong Kong Technical College in 1967. He obtained MSc and PhD from UMIST in 1972 and 1974 respectively. In 2001, he was awarded the higher doctorate degree DEng also from UMIST. Professor Wong is a Fellow of Hong Kong Institution of Engineers, Fellow of Institute of Electrical and Electronic Engineers USA, Fellow of Institution of Engineers UK and Fellow of Institution of Engineers Australia.



**Wang Shuxiao** received B.S degree in automation control from Northwest Textile Science and Technology University, China, in 1997, and the M.S. degree from Xi'an Polytechnic University in 2003. He received Ph.D degree from the Hong Kong Polytechnic University in 2008. His research interests include automation control, BMS, solar panel MPPT charger, DVR and intelligent motor driver.

<b><i>B</i></b>	Page
Berkouk E.M.	1
Boucherit M.S.	1
<b><i>C</i></b>	
Cheng K. W. E.	25
Chibani R.	1
<b><i>D</i></b>	
Ding K.	25
<b><i>H</i></b>	
Ho S. L.	25
<b><i>J</i></b>	
John Ginnes K.	7
<b><i>K</i></b>	
Karuppanan P.	13
<b><i>M</i></b>	
Mahapatra Kamala Kanta	13
<b><i>N</i></b>	
Nair Manjula G.	7
<b><i>P</i></b>	
Pandey A.K.	19
<b><i>S</i></b>	
Sindhu M. R.	7
Sindhu S.	7
<b><i>T</i></b>	
Tripathi S.M.	19
<b><i>W</i></b>	
Wang S. X.	25
Wong K. P.	25

### **Submission details**

Only online submission will be accepted. Please first register and submit online. The paper is in double column and is similar to most IET or IEEE journal format. There is no page limit. Any number of pages of more than 6 will be subject to additional charge.

The paper guidelines can be downloaded using the link: <http://perc.polyu.edu.hk/apejournal/>

Any queries, please contact Prof. Eric Cheng, Publishing Director of APEJ, Dept. of Electrical Engineering, The Hong Kong Polytechnic University, Hung Hom, Hong Kong. Email: [eeecheng@polyu.edu.hk](mailto:eeecheng@polyu.edu.hk) Fax: +852-2330 1544

Any secretarial support and production related matters, please contact Mr. Ken Ho, Power Electronics Research Centre, The Hong Kong Polytechnic University, Hung Hom, Hong Kong. Email: [eeapej@polyu.edu.hk](mailto:eeapej@polyu.edu.hk) Tel: +852-3400 3348 Fax: +852-3400 3343

### **Publication Details**

The Journal will be published 3 times a year. The first issue was published in 2007. Response time for paper acceptance is within 3 months.

### **Financial Charge**

All the accepted papers will be printed without charge for 6 or less pages. An additional page charge is HK\$100 per page. A hardcopy of the journal will be posted to the corresponding author free of charge. Additional copies of the journal can be purchased at HK\$200 each. The charge includes postage and packing.

All Chinese Papers will be subjected to a translational fee of HK\$350 per page. It will be charged when the paper is accepted for publication.

### **Advertising**

Advertisement is welcome. Full page advertisement is HK\$1000. For colour advertisement, the amount is doubled. All the advertisement will be both posted online in the journal website and hardcopy of the journal.

For advertising enquiries and details, please contact Ms. Anna Chang, [eeapej@polyu.edu.hk](mailto:eeapej@polyu.edu.hk) .

Tel: +852-3400 3348 Fax: +852-3400 3343

For payment, please send your cheque, payable to 'The Hong Kong Polytechnic University, address to Ms. Canary Tong, Secretary of APEJ, Dept. of Electrical Engineering, The Hong Kong Polytechnic University, Hung Hom, Hong Kong.